 leonarski_f
|
d4bcfb9f9e
|
hls_burst_maxi.h: Allow for multiple operations on the same channel
|
2023-09-09 18:41:05 +02:00 |
|
|
leonarski_f
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
leonarski_f
|
e8c0500ea8
|
FPGA: Use HBM switch to access full HBM
|
2023-09-08 17:09:33 +02:00 |
|
|
leonarski_f
|
c2eaee6d8a
|
FPGA: Save to HBM operates in parallel to host writer
|
2023-09-08 13:07:49 +02:00 |
|
|
leonarski_f
|
38df621cf6
|
FPGA: Add save to HBM (work in progress)
|
2023-09-07 22:15:20 +02:00 |
|
|
leonarski_f
|
ae830009c4
|
FPGA: Don't override default MAC location in bd_pcie.tcl
|
2023-09-07 21:03:08 +02:00 |
|
|
leonarski_f
|
1d1894d7d6
|
FPGA: Use only single HBM stack
|
2023-09-07 21:03:08 +02:00 |
|
|
leonarski_f
|
35aa21fefe
|
FPGA: Increase FIFO size to improve buffering capability
|
2023-09-07 12:23:38 +02:00 |
|
|
leonarski_f
|
dd002e3d6d
|
FPGA: Build only 100G solution (no bifurcated design)
|
2023-09-07 12:10:38 +02:00 |
|
|
leonarski_f
|
4032ce09b8
|
FPGA: increase burst length and latency for internal packet generator AXI interface
|
2023-09-07 05:54:24 +02:00 |
|
|
leonarski_f
|
a6377239cf
|
FPGA: fix script for 2x100G design
|
2023-09-06 19:07:20 +02:00 |
|
|
leonarski_f
|
11696608ca
|
FPGA: reduce AXI number of outstainding operations in internal packet generator
|
2023-09-06 18:23:36 +02:00 |
|
|
leonarski_f
|
0434207882
|
FPGA: use full AXI for internal packet generator
|
2023-09-06 18:16:44 +02:00 |
|
|
leonarski_f
|
1333ce9b29
|
FPGA: trigger synthesis
|
2023-09-06 12:36:14 +02:00 |
|
|
leonarski_f
|
3aeb3e09ee
|
FPGA: Do not load internal packet generator frame via DMA
|
2023-09-06 11:57:16 +02:00 |
|
|
leonarski_f
|
7904a03e4b
|
PCIe driver: add functions to load/save internal packet generator memory
|
2023-09-06 09:30:27 +02:00 |
|
|
leonarski_f
|
caf950f99f
|
FPGA: Internal packet generator uses external memory to store image, and this memory is accessible via PCIe BAR
|
2023-09-06 08:19:03 +02:00 |
|
|
leonarski_f
|
f61ffc1533
|
FPGA: Update README.md
|
2023-08-15 21:53:32 +02:00 |
|
|
leonarski_f
|
2a0e4b7d4a
|
FPGA: Use 200 Hz for 100 Gbit/s design
|
2023-08-15 17:31:05 +02:00 |
|
|
leonarski_f
|
f66fc95ecc
|
FPGA: Use 250 Hz for 100 Gbit/s design + adjust TCL scripts
|
2023-08-15 14:39:04 +02:00 |
|
|
leonarski_f
|
ad5030334a
|
FPGA: Add 1 stream design
|
2023-08-14 21:55:27 +02:00 |
|
|
leonarski_f
|
3e406f0f46
|
FPGA: URAM read latency reduced to 2
|
2023-08-12 12:05:53 +02:00 |
|
|
leonarski_f
|
0421e517fc
|
FPGA: host writer - fix wrong req handle check + add marker in work complection for flushing frame
|
2023-07-25 12:40:57 +02:00 |
|
|
leonarski_f
|
13b2e16b33
|
FPGA: handle better weird work request handle
|
2023-07-25 12:40:57 +02:00 |
|
|
leonarski_f
|
847ca0922c
|
FPGA: host writer error register is 8-bit
|
2023-07-25 12:40:57 +02:00 |
|
|
leonarski_f
|
35b3704ccf
|
FPGA: ignore packets with module number out of bounds + set bit in error register
|
2023-07-25 12:40:57 +02:00 |
|
|
leonarski_f
|
31e1cb159b
|
PCIe driver: Fix path
|
2023-07-05 12:50:41 +02:00 |
|
|
leonarski_f
|
3f7c2600d0
|
FPGA: Allow any storage cell number from 1 to 16
|
2023-07-04 21:16:25 +02:00 |
|
|
leonarski_f
|
7a98766304
|
FPGA: Split receiver and FPGA design directories
|
2023-06-07 21:21:22 +02:00 |
|