mx/Jungfraujoch
0
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases 37 Wiki Activity

FPGA: reduce AXI number of outstainding operations in internal packet generator

Browse Source
This commit is contained in:
leonarski_f
2023-09-06 18:23:36 +02:00
parent 0434207882
commit 11696608ca
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/hls/internal_packet_generator.cpp
View File

@@ -14,7 +14,7 @@ void internal_packet_generator(STREAM_512 &data_in, STREAM_512 &data_out,
#pragma HLS INTERFACE register both axis port=addr_in
#pragma HLS INTERFACE register both axis port=addr_out
#pragma HLS INTERFACE m_axi port=frame bundle=frame depth=512 offset=off \
max_read_burst_length=16 max_write_burst_length=16 latency=2 num_write_outstanding=8 num_read_outstanding=9
max_read_burst_length=16 max_write_burst_length=16 latency=2 num_write_outstanding=2 num_read_outstanding=2
#pragma HLS INTERFACE ap_none register port=in_cancel