|
|
79aef71ce3
|
FPGA: spot_finder added
|
2023-09-26 18:54:31 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
7e3b9cfeba
|
Revert "FPGA: add spot finder to the design"
This reverts commit df0b0d8b96.
|
2023-09-25 21:52:55 +02:00 |
|
|
|
027b3aa943
|
Revert "FPGA: add register slices"
This reverts commit cf2163a402.
|
2023-09-25 21:52:54 +02:00 |
|
|
|
4028a59c4a
|
PCIe driver: add option to read/write register
|
2023-09-24 22:58:16 +02:00 |
|
|
|
556c4c4aec
|
PCIe driver: move include for common/Definitions.h
|
2023-09-24 22:46:50 +02:00 |
|
|
|
cf2163a402
|
FPGA: add register slices
|
2023-09-24 20:28:35 +02:00 |
|
|
|
df0b0d8b96
|
FPGA: add spot finder to the design
|
2023-09-24 19:04:58 +02:00 |
|
|
|
f4f4b50be7
|
FPGA: frame_generator has 8 module specific frames
|
2023-09-24 15:43:04 +02:00 |
|
|
|
ae6e036628
|
FPGA: increase frame_generator memory to 8 MiB
|
2023-09-24 14:39:46 +02:00 |
|
|
|
4dfc8a1a59
|
FPGA: spot_finder threshold can be set externally
|
2023-09-23 15:17:35 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
2cfde3a82d
|
FPGA: spot_finder early work in progress
|
2023-09-22 20:43:52 +02:00 |
|
|
|
5cf0d30603
|
AcquisitionDevice: Enable access to integration results
|
2023-09-22 20:32:13 +02:00 |
|
|
|
3f3ce6f354
|
FPGA: fix integration bug
|
2023-09-22 20:32:12 +02:00 |
|
|
|
f06e92fd1b
|
FPGA: load_calibration allows to upload integration map
|
2023-09-22 18:28:35 +02:00 |
|
|
|
2c9d623265
|
integration: use separate FIFO for integration results
|
2023-09-22 17:49:14 +02:00 |
|
|
|
bb29e7e646
|
HLS_C_Simulation_check_single_packet: check for memory content for missed packets
|
2023-09-21 18:39:05 +02:00 |
|
|
|
2eb85496f2
|
FPGA: add integration routine (work in progress)
|
2023-09-21 17:12:01 +02:00 |
|
|
|
21bed7ee72
|
FPGA: host_writer writes module statistics
|
2023-09-21 13:19:23 +02:00 |
|
|
|
2a0122393c
|
FPGA: Fix license
|
2023-09-21 13:10:55 +02:00 |
|
|
|
a5aed37100
|
Definitions.h: Increase space for data processing results
|
2023-09-21 10:08:53 +02:00 |
|
|
|
ffa3a2cdac
|
FPGAAcquisitionDevice: Put warning for wrong data collection ID
|
2023-09-20 16:52:59 +02:00 |
|
|
|
8c1bc9d89d
|
FPGA: Remove non-blocking mode
|
2023-09-20 16:41:14 +02:00 |
|
|
|
88e837a33a
|
FPGAAcquisitionDevice: Remove non-blocking mode
|
2023-09-20 16:29:50 +02:00 |
|
|
|
6cbd577824
|
DetectorSetup: Configure UDP interface count
|
2023-09-20 14:00:10 +02:00 |
|
|
|
aa3d9e5edb
|
DetectorWrapper: Add warning message when having problem stopping the detector
|
2023-09-20 11:01:13 +02:00 |
|
|
|
25ce039e92
|
FPGA: Modifications to host_writer to make it functionally closer to old one
|
2023-09-19 21:24:37 +02:00 |
|
|
|
18a138cd04
|
PCIe driver: Fix lack of return value in switch case
|
2023-09-19 20:28:55 +02:00 |
|
|
|
38a6378592
|
FPGA: Fix frame generator empty/full signal
(cherry picked from commit 67473bcac1)
|
2023-09-19 19:48:13 +02:00 |
|
|
|
f35a8a90da
|
DetectorWrapper: Ignore exceptions of Detector:stopDetector()
(cherry picked from commit 2e63e50858)
|
2023-09-19 19:48:13 +02:00 |
|
|
|
aea110f153
|
DetectorWrapper: Change threshold temperature to 60
(cherry picked from commit 3b8bbd4668)
|
2023-09-19 19:48:13 +02:00 |
|
|
|
437387a26d
|
broker.json: Fix detector module number for ROI
|
2023-09-19 15:06:58 +02:00 |
|
|
|
809d655382
|
jfjoch_action_test: Add option for raw data (-R) + modules are total, not per stream
|
2023-09-19 13:18:31 +02:00 |
|
|
|
7396ee342c
|
FPGA: Increase release level to make sure FPGA is using 1 MiB bursts only
|
2023-09-19 13:13:23 +02:00 |
|
|
|
8e0edab0ee
|
AcquisitionDevice: Count completed descriptors
|
2023-09-19 12:53:59 +02:00 |
|
|
|
ead3219a64
|
PCIe driver: Add function to count PCIe completed descriptors
|
2023-09-19 11:15:24 +02:00 |
|
|
|
4d482e308a
|
FPGA: Fix datamover script
|
2023-09-19 07:36:56 +02:00 |
|
|
|
86123eb2fe
|
FPGA: Use datamover for save_to_hbm and load_from_hbm
|
2023-09-19 07:36:56 +02:00 |
|
|
|
98877e5bb3
|
FPGA: Monitor HBM completion and handle FIFOs
|
2023-09-19 07:36:56 +02:00 |
|
|
|
a80fd362a6
|
FPGA: Make sure all HBM handles are accessible - scale FIFOs properly
|
2023-09-19 07:36:56 +02:00 |
|
|
|
a94bdacea9
|
Revert "FPGA: use 4 HBM interfaces for load and save to HBM"
This reverts commit 28a29ea3183a35d8ba0dda0628ac727f8bfe4f17.
|
2023-09-19 07:36:56 +02:00 |
|
|
|
1fe5c474ee
|
FPGA: use 4 HBM interfaces for load and save to HBM
|
2023-09-19 07:36:56 +02:00 |
|
|
|
e041e7bf26
|
Revert "FPGA: double HBM latency & number of outstanding operations"
This reverts commit 0f903607a028e1827dd965b13f87f913cc81d6b1.
|
2023-09-19 07:36:56 +02:00 |
|
|
|
480eb5527b
|
FPGA: double HBM latency & number of outstanding operations
|
2023-09-19 07:36:56 +02:00 |
|
|
|
357e2c01f6
|
FPGA: hbm_size_bytes is constant in action_config.v
|
2023-09-19 07:36:56 +02:00 |
|
|
|
6700fe54f8
|
FPGA: hbm_size_bytes in load_from_hbm and save_to_hbm is read after first data package is exchanged
|
2023-09-19 07:36:56 +02:00 |
|
|
|
5f5b59ef30
|
FPGA: Increase FIFO just before save_to_hbm
|
2023-09-19 07:36:56 +02:00 |
|
|
|
95d4844aa4
|
FPGA: Use both HBM pseudo-channels
|
2023-09-19 07:36:56 +02:00 |
|
