mx/Jungfraujoch
1
1
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases 53 Wiki Activity

Revert "FPGA: double HBM latency & number of outstanding operations"

Browse Source 
This reverts commit 0f903607a028e1827dd965b13f87f913cc81d6b1.
This commit is contained in:
leonarski_f
2023-09-17 19:41:04 +02:00
parent 480eb5527b
commit e041e7bf26
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
fpga/hls/load_from_hbm.cpp
+2 -2
View File
@@ -20,9 +20,9 @@ void load_from_hbm(STREAM_512 &data_in,
#pragma HLS INTERFACE mode=ap_none port=hbm_size_bytes
#pragma HLS INTERFACE mode=m_axi port=d_hbm_p0 bundle=d_hbm_p0 depth=512 offset=off \
max_read_burst_length=16 max_write_burst_length=2 latency=240 num_write_outstanding=2 num_read_outstanding=16
max_read_burst_length=16 max_write_burst_length=2 latency=120 num_write_outstanding=2 num_read_outstanding=8
#pragma HLS INTERFACE mode=m_axi port=d_hbm_p1 bundle=d_hbm_p1 depth=512 offset=off \
max_read_burst_length=16 max_write_burst_length=2 latency=240 num_write_outstanding=2 num_read_outstanding=16
max_read_burst_length=16 max_write_burst_length=2 latency=120 num_write_outstanding=2 num_read_outstanding=8
packet_512_t packet;
data_in >> packet;
fpga/hls/save_to_hbm.cpp
+2 -2
View File
@@ -20,9 +20,9 @@ void save_to_hbm(STREAM_512 &data_in,
#pragma HLS INTERFACE mode=ap_none port=hbm_size_bytes
#pragma HLS INTERFACE mode=m_axi port=d_hbm_p0 bundle=d_hbm_p0 depth=512 offset=off \
max_read_burst_length=2 max_write_burst_length=16 latency=240 num_write_outstanding=16 num_read_outstanding=2
max_read_burst_length=2 max_write_burst_length=16 latency=120 num_write_outstanding=8 num_read_outstanding=2
#pragma HLS INTERFACE mode=m_axi port=d_hbm_p1 bundle=d_hbm_p1 depth=512 offset=off \
max_read_burst_length=2 max_write_burst_length=16 latency=240 num_write_outstanding=16 num_read_outstanding=2
max_read_burst_length=2 max_write_burst_length=16 latency=120 num_write_outstanding=8 num_read_outstanding=2
axis_completion cmpl[MAX_MODULES_FPGA*2];