|
|
f3e85deb31
|
FPGA: Increase PCIe BAR size to 16 MB
|
2023-09-13 20:55:10 +02:00 |
|
|
|
0c471b3760
|
FPGA: Some clean-up of frame generator
|
2023-09-13 20:53:55 +02:00 |
|
|
|
496d016c31
|
FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets)
|
2023-09-13 20:06:09 +02:00 |
|
|
|
b7239331ac
|
FPGA: remove script from OC-Accel
|
2023-09-12 21:10:15 +02:00 |
|
|
|
5e137a514a
|
FPGA: add more FIFOs to monitoring
|
2023-09-12 20:35:48 +02:00 |
|
|
|
8626195091
|
FPGA: fix to deadlock
|
2023-09-12 20:09:11 +02:00 |
|
|
|
9d01630cfc
|
FPGA: load calibration works as dedicated function of the card
|
2023-09-12 14:34:42 +02:00 |
|
|
|
8c3a25a8ad
|
FPGA: load calibration operates directly on HBM
|
2023-09-11 21:47:29 +02:00 |
|
|
|
05000bab1f
|
FPGA: remove transfer to HBM for the time being
|
2023-09-11 20:24:20 +02:00 |
|
|
|
9ff8e039d7
|
FPGA: use HBM channels 12 and 13 for save_to_hbm
|
2023-09-11 10:50:30 +02:00 |
|
|
|
36444f4c8f
|
FPGA: Use different memory controllers for save to HBM
|
2023-09-10 20:19:15 +02:00 |
|
|
|
175aefc4b8
|
FPGA: Save to HBM uses only 2 channels
|
2023-09-10 09:54:32 +02:00 |
|
|
|
929f6c6544
|
FPGA: Handle HBM offsets internally in Jungfraujoch logic
|
2023-09-09 20:50:41 +02:00 |
|
|
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
|
e8c0500ea8
|
FPGA: Use HBM switch to access full HBM
|
2023-09-08 17:09:33 +02:00 |
|
|
|
c2eaee6d8a
|
FPGA: Save to HBM operates in parallel to host writer
|
2023-09-08 13:07:49 +02:00 |
|
|
|
38df621cf6
|
FPGA: Add save to HBM (work in progress)
|
2023-09-07 22:15:20 +02:00 |
|
|
|
ae830009c4
|
FPGA: Don't override default MAC location in bd_pcie.tcl
|
2023-09-07 21:03:08 +02:00 |
|
|
|
1d1894d7d6
|
FPGA: Use only single HBM stack
|
2023-09-07 21:03:08 +02:00 |
|
|
|
35aa21fefe
|
FPGA: Increase FIFO size to improve buffering capability
|
2023-09-07 12:23:38 +02:00 |
|
|
|
dd002e3d6d
|
FPGA: Build only 100G solution (no bifurcated design)
|
2023-09-07 12:10:38 +02:00 |
|
|
|
a6377239cf
|
FPGA: fix script for 2x100G design
|
2023-09-06 19:07:20 +02:00 |
|
|
|
0434207882
|
FPGA: use full AXI for internal packet generator
|
2023-09-06 18:16:44 +02:00 |
|
|
|
caf950f99f
|
FPGA: Internal packet generator uses external memory to store image, and this memory is accessible via PCIe BAR
|
2023-09-06 08:19:03 +02:00 |
|
|
|
2a0e4b7d4a
|
FPGA: Use 200 Hz for 100 Gbit/s design
|
2023-08-15 17:31:05 +02:00 |
|
|
|
f66fc95ecc
|
FPGA: Use 250 Hz for 100 Gbit/s design + adjust TCL scripts
|
2023-08-15 14:39:04 +02:00 |
|
|
|
ad5030334a
|
FPGA: Add 1 stream design
|
2023-08-14 21:55:27 +02:00 |
|
|
|
3e406f0f46
|
FPGA: URAM read latency reduced to 2
|
2023-08-12 12:05:53 +02:00 |
|
|
|
7a98766304
|
FPGA: Split receiver and FPGA design directories
|
2023-06-07 21:21:22 +02:00 |
|
