Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 1
Star 1
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases 53 Wiki Activity
Files
ad5030334a93a5412725ece5dcebdd44dc75c730
Jungfraujoch/fpga/scripts
T
History
leonarski_f ad5030334a FPGA: Add 1 stream design
2023-08-14 21:55:27 +02:00
..
bd_pcie_1stream.tcl
FPGA: Add 1 stream design
2023-08-14 21:55:27 +02:00
bd_pcie.tcl
FPGA: URAM read latency reduced to 2
2023-08-12 12:05:53 +02:00
build_pcie_design_1stream.tcl
FPGA: Add 1 stream design
2023-08-14 21:55:27 +02:00
build_pcie_design.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
jfjoch.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
mac_100g_pcie.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
network_stack.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
pcie_dma.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
snap_env.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_hls_function.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.0+dev-210-g67f86bc3fe Page: 45ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API