Logo
Explore Help
Sign In
mx/Jungfraujoch
0
0
Fork 0
You've already forked Jungfraujoch
Code Issues Pull Requests Actions 1 Packages Projects Releases 37 Wiki Activity
Files
38df621cf60a5022e6a8950ad623e243ffa25fb8
Jungfraujoch/fpga/scripts
History
Filip Leonarski 38df621cf6 FPGA: Add save to HBM (work in progress)
2023-09-07 22:15:20 +02:00
..
bd_pcie.tcl
FPGA: Add save to HBM (work in progress)
2023-09-07 22:15:20 +02:00
build_pcie_design.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: Use only single HBM stack
2023-09-07 21:03:08 +02:00
jfjoch.tcl
FPGA: Add save to HBM (work in progress)
2023-09-07 22:15:20 +02:00
mac_100g_pcie.tcl
FPGA: Increase FIFO size to improve buffering capability
2023-09-07 12:23:38 +02:00
network_stack.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
pcie_dma.tcl
FPGA: Build only 100G solution (no bifurcated design)
2023-09-07 12:10:38 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
snap_env.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_hls_function.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.25.4 Page: 38ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API