|
|
7008703af3
|
FPGA: Integration is not calculating sum2
|
2023-10-20 14:06:58 +02:00 |
|
|
|
736a181e5e
|
HLS: Spot finder outputs parameters + statistics
|
2023-10-18 15:19:01 +02:00 |
|
|
|
ca118f26d5
|
FPGA: integration results are reduced to cover two bins per 512-bit
|
2023-09-29 22:07:52 +02:00 |
|
|
|
549cc6a887
|
FPGA: Add ADU histogram (work in progress; needs test)
|
2023-09-29 16:55:37 +02:00 |
|
|
|
79aef71ce3
|
FPGA: spot_finder added
|
2023-09-26 18:54:31 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
7e3b9cfeba
|
Revert "FPGA: add spot finder to the design"
This reverts commit df0b0d8b96.
|
2023-09-25 21:52:55 +02:00 |
|
|
|
df0b0d8b96
|
FPGA: add spot finder to the design
|
2023-09-24 19:04:58 +02:00 |
|
|
|
2c9d623265
|
integration: use separate FIFO for integration results
|
2023-09-22 17:49:14 +02:00 |
|
|
|
2eb85496f2
|
FPGA: add integration routine (work in progress)
|
2023-09-21 17:12:01 +02:00 |
|
|
|
21bed7ee72
|
FPGA: host_writer writes module statistics
|
2023-09-21 13:19:23 +02:00 |
|
|
|
8c1bc9d89d
|
FPGA: Remove non-blocking mode
|
2023-09-20 16:41:14 +02:00 |
|
|
|
25ce039e92
|
FPGA: Modifications to host_writer to make it functionally closer to old one
|
2023-09-19 21:24:37 +02:00 |
|
|
|
2982097b8c
|
FPGA: Use HBM as intermediary cache for images
|
2023-09-19 07:36:56 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
309dabd32b
|
FPGA: Use dedicated struct for address exchange
|
2023-09-11 11:19:05 +02:00 |
|
|
|
6cd8d768ea
|
FPGA: save_to_hbm uses dedicated data structure for completion
|
2023-09-11 10:50:15 +02:00 |
|
|
|
0421e517fc
|
FPGA: host writer - fix wrong req handle check + add marker in work complection for flushing frame
|
2023-07-25 12:40:57 +02:00 |
|
|
|
13b2e16b33
|
FPGA: handle better weird work request handle
|
2023-07-25 12:40:57 +02:00 |
|
|
|
35b3704ccf
|
FPGA: ignore packets with module number out of bounds + set bit in error register
|
2023-07-25 12:40:57 +02:00 |
|
|
|
7a98766304
|
FPGA: Split receiver and FPGA design directories
|
2023-06-07 21:21:22 +02:00 |
|
