|
|
b3e745a8dd
|
version 1.0.0-rc.26
|
2024-11-26 16:04:38 +01:00 |
|
|
|
28d224afab
|
version 1.0.0-rc.25
|
2024-11-22 21:25:20 +01:00 |
|
|
|
adc13ff33e
|
version 1.0.0-rc.24
|
2024-11-17 14:55:09 +01:00 |
|
|
|
4e57c3cda4
|
Version 1.0.0-rc.23
|
2024-10-23 19:03:09 +02:00 |
|
|
|
5034121c0b
|
Fix seg fault with raw data + improve data processing settings display in Frontend
|
2024-10-23 16:20:48 +02:00 |
|
|
|
36e3a59802
|
version 1.0.0-rc.21
|
2024-10-23 10:16:37 +02:00 |
|
|
|
40c1e3d49f
|
version 1.0.0-rc.20
|
2024-10-21 13:30:56 +02:00 |
|
|
|
2e62cb1738
|
version 1.0.0-rc.19
|
2024-10-18 20:17:29 +02:00 |
|
|
|
1d7e5f173d
|
version 1.0.0-rc.18
|
2024-10-16 19:52:01 +02:00 |
|
|
|
4ae0668f2f
|
Fixes to 8x10g FPGA image and frontend
|
2024-10-16 09:12:24 +02:00 |
|
|
|
c7d255de6f
|
xbflash.qspi: Add tool from Xilinx to flash cards (it is a nightmare to...
|
2024-10-15 09:27:22 +02:00 |
|
|
|
ce19996874
|
version 1.0.0-rc.17
|
2024-10-14 15:03:38 +02:00 |
|
|
|
b605b95127
|
version 1.0.0-rc.16
|
2024-10-11 11:11:37 +02:00 |
|
|
|
95eaad3d35
|
version 1.0.0-rc.15
|
2024-10-08 21:04:09 +02:00 |
|
|
|
3be959f272
|
version 1.0.0-rc.14
|
2024-10-07 11:56:40 +02:00 |
|
|
|
e812918e2e
|
version 1.0.0-rc.13
|
2024-10-05 13:14:49 +02:00 |
|
|
|
3e5ed2e9f9
|
1.0.0-rc.12 Minor fixes
|
2024-07-08 19:58:27 +02:00 |
|
|
|
00be0bb224
|
1.0.0-rc.12: Fixes to versioning
|
2024-07-06 10:56:54 +02:00 |
|
|
|
6b5fddf2b7
|
Version 1.0.0-rc.12
|
2024-07-06 09:34:44 +02:00 |
|
|
|
1717e171b9
|
Modifications after CristallinaMX beamtime
|
2024-06-27 20:26:11 +02:00 |
|
|
|
953c3fa972
|
Updates after MAX IV experiment
|
2024-06-03 10:56:43 +02:00 |
|
|
|
27e17c316d
|
Build RPM for DKMS driver
|
2024-05-20 11:40:30 +02:00 |
|
|
|
4ca397bd42
|
Change the way dependencies are handled
|
2024-05-17 19:19:17 +02:00 |
|
|
|
91fd44bff7
|
Improve release/versioning of Jungfraujoch repository
|
2024-05-15 11:29:01 +02:00 |
|
|
|
5312f3ea6a
|
Improvements in building Jungfraujoch
|
2024-05-06 21:28:55 +02:00 |
|
|
|
64dbd2291e
|
Further enhacements
|
2024-04-29 14:13:35 +02:00 |
|
|
|
ea70b27e85
|
Improvements before MAX IV test
|
2024-04-25 20:11:58 +02:00 |
|
|
|
9630c06b02
|
Modifications necessary for the EIGER test
|
2024-04-18 15:36:52 +02:00 |
|
|
|
c6d2b5eedf
|
File writer and spot finding improvements
|
2024-04-08 11:18:50 +02:00 |
|
|
|
30e775d8a2
|
Improve plotting
|
2024-03-31 23:08:19 +02:00 |
|
|
|
59aacf516d
|
Updates March 2023
|
2024-03-14 20:26:03 +01:00 |
|
|
|
d315506633
|
* Enhancements for XFEL
* Enhancements for EIGER
* Writer is more flexible and capable of handling DECTRIS data
|
2024-03-05 20:41:47 +01:00 |
|
|
|
8dcecb9685
|
Add deep learning resolution estimation model from Stanford
|
2024-02-08 20:15:29 +01:00 |
|
|
|
820c3616e5
|
Minor modifications in SwissFEL preparations
|
2024-02-07 09:43:52 +01:00 |
|
|
|
babb1a5c8d
|
Fixes after MAX IV experiment
|
2024-02-05 17:18:16 +01:00 |
|
|
|
6e85a30930
|
FPGA: Change FIFO size to improve placing
|
2024-01-28 20:11:39 +01:00 |
|
|
|
f5f86d9ab6
|
Modifications in preparation to MAX IV experiment
|
2024-01-27 21:23:56 +01:00 |
|
|
|
07fd769102
|
Remove AN/LT capability
|
2023-12-18 12:33:31 +01:00 |
|
|
|
d66b6b949d
|
Fix spot finding + fix FPGA network LEDs behavior
|
2023-12-16 09:20:46 +01:00 |
|
|
|
a4e7cd54ae
|
Initial look into bug with spot finder
|
2023-12-15 06:50:14 +01:00 |
|
|
|
d82bd13917
|
Minor fixes for CI and dependencies
Improvements in documentation and readability of JungfraujochDevice function
|
2023-12-14 22:39:17 +01:00 |
|
|
|
0b69dfb290
|
New REST+OpenAPI interface
|
2023-12-11 12:11:54 +01:00 |
|
|
|
1798de247b
|
Extend FPGA functionality
|
2023-12-09 12:08:39 +01:00 |
|
|
|
1d3d8d081e
|
FPGA: add power report after routing
|
2023-11-28 21:30:40 +01:00 |
|
|
|
657cf802eb
|
FPGA: frame_summation_reorder_compl doesn't need ap_start
|
2023-11-23 16:39:48 +01:00 |
|
|
|
73cb5531b5
|
FPGA: Remove frame_summation_reorder_compl test bench
|
2023-11-23 16:38:29 +01:00 |
|
|
|
5e7868d17d
|
FPGA: frame_summation_reorder_compl - minor change in operation order
|
2023-11-23 14:56:40 +01:00 |
|
|
|
d38a6baa59
|
FPGA: load_from_hbm: release handles before receiving start message
|
2023-11-23 14:56:21 +01:00 |
|
|
|
e254ef1a60
|
FPGA: No "trailing" address message in AXI-Stream
|
2023-11-23 14:52:53 +01:00 |
|
|
|
a7c2849a84
|
FPGA: measure pipeline beats in timer
|
2023-11-21 15:55:23 +01:00 |
|
