|
|
591e724cf6
|
DiffractionExperiment: Rename GetFPGAOutputDepth -> GetPixelDepth and GetFPGASummation -> GetSummation
|
2023-11-06 18:01:53 +01:00 |
|
|
|
b2743072e6
|
DiffractionExperiment: Remove frame summation (summation only on FPGA)
|
2023-11-06 16:09:08 +01:00 |
|
|
|
3d7c7b0779
|
Implement FPGA summation
|
2023-11-02 20:41:37 +01:00 |
|
|
|
b3eceef7cd
|
FPGA: Max module number is 32
|
2023-11-01 15:55:06 +01:00 |
|
|
|
112a62fc7f
|
FPGA: remove limit of modules for frame_generator
|
2023-11-01 14:20:43 +01:00 |
|
|
|
a71121482e
|
FPGAIntegrationTest: More parameters in packet generator custom frame test
|
2023-11-01 13:29:06 +01:00 |
|
|
|
2ed91c1849
|
FPGA: transfer for image and processing results are separate DMA transactions
|
2023-10-28 16:47:06 +02:00 |
|
|
|
c896ec5659
|
FPGA: Remove bitshuffle from the pipeline
|
2023-10-27 19:41:02 +02:00 |
|
|
|
3b802effa8
|
HLSSimulatedDevice: Remove module_upside_down
|
2023-10-27 15:28:49 +02:00 |
|
|
|
2268486824
|
HLS: Added frame_summation core
|
2023-10-26 22:31:09 +02:00 |
|
|
|
efac89f89e
|
FPGAIntegrationTest: Add invert and bitshuffle tests
|
2023-10-25 22:37:25 +02:00 |
|
|
|
c1469d1e46
|
JFJochReceiver: Skip frames if acquisition finished and frames stopped earlier on the first acquisition device
|
2023-10-22 14:36:53 +02:00 |
|
|
|
3b65e6bf88
|
FPGA: Integration on FPGA allows for per pixel weights (in range 1.99 - 3e-5)
|
2023-10-21 15:37:46 +02:00 |
|
|
|
d91eb6bdd5
|
FPGAIntegrationTest: Use multiple modules
|
2023-10-21 11:08:07 +02:00 |
|
|
|
7008703af3
|
FPGA: Integration is not calculating sum2
|
2023-10-20 14:06:58 +02:00 |
|
|
|
ad78fb0149
|
FPGA: Fixes and simplifications to spot_finder core + SNR threshold test
|
2023-10-20 12:23:50 +02:00 |
|
|
|
f04f7a274b
|
FPGA: Name spot finder signals in consistent manner
|
2023-10-19 20:52:09 +02:00 |
|
|
|
67b9e08a5c
|
FPGAIntegrationTest: Add test for spot finder based on count limit
|
2023-10-19 19:48:40 +02:00 |
|
|
|
a56a54c72d
|
AcquisitionDevice: GetDeviceOutput to get the whole package
|
2023-10-18 19:42:57 +02:00 |
|
|
|
faca7a3f15
|
PCIe driver: Clean-up + add intermediate library between driver and AcquisitionDevice
|
2023-10-16 19:54:13 +02:00 |
|
|
|
8831ad380f
|
FPGA: Fix bug in adu_histo + add test + add access from AcquisitionDevice
|
2023-09-29 18:34:29 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
5cf0d30603
|
AcquisitionDevice: Enable access to integration results
|
2023-09-22 20:32:13 +02:00 |
|
|
|
bb29e7e646
|
HLS_C_Simulation_check_single_packet: check for memory content for missed packets
|
2023-09-21 18:39:05 +02:00 |
|
|
|
88e837a33a
|
FPGAAcquisitionDevice: Remove non-blocking mode
|
2023-09-20 16:29:50 +02:00 |
|
|
|
8e0edab0ee
|
AcquisitionDevice: Count completed descriptors
|
2023-09-19 12:53:59 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
7a026b89d0
|
FPGAIntegrationTest: Use blocking mode for one remaining test
|
2023-09-14 23:48:02 +02:00 |
|
|
|
0b95456d3d
|
Adapt PCIe driver and tests for the new frame generator
|
2023-09-13 21:44:20 +02:00 |
|
|
|
496d016c31
|
FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets)
|
2023-09-13 20:06:09 +02:00 |
|
|
|
9d01630cfc
|
FPGA: load calibration works as dedicated function of the card
|
2023-09-12 14:34:42 +02:00 |
|
|
|
05000bab1f
|
FPGA: remove transfer to HBM for the time being
|
2023-09-11 20:24:20 +02:00 |
|
|
|
309dabd32b
|
FPGA: Use dedicated struct for address exchange
|
2023-09-11 11:19:05 +02:00 |
|
|
|
ae7ccfdcec
|
FPGA: Fix to save_to_hbm test
|
2023-09-10 21:37:20 +02:00 |
|
|
|
175aefc4b8
|
FPGA: Save to HBM uses only 2 channels
|
2023-09-10 09:54:32 +02:00 |
|
|
|
929f6c6544
|
FPGA: Handle HBM offsets internally in Jungfraujoch logic
|
2023-09-09 20:50:41 +02:00 |
|
|
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
|
5d566aeb4b
|
FPGAIntegrationTest: Added blocking mode to one more test
|
2023-09-07 22:15:21 +02:00 |
|
|
|
da045c023b
|
Tests are adjusted to use blocking FPGA mode
|
2023-09-06 12:35:44 +02:00 |
|
|
|
2a5741931d
|
FPGAIntegrationTest: Use blocking mode for internal_packet_generator test
|
2023-08-12 12:09:38 +02:00 |
|
|
|
2f7b46290a
|
FPGA: Enable non-power of 2 storage cell number
|
2023-07-04 21:59:48 +02:00 |
|
|
|
7a4e75efd3
|
CheckConversionWithGeomTransform: Use fill value for gaps consistent with JFJochReceiver
|
2023-07-04 11:45:17 +02:00 |
|
|
|
a12fc941d5
|
JFJochReceiver: Remove host subdirectory
|
2023-06-07 21:28:22 +02:00 |
|
|
|
3d645c7169
|
AcquisitionDevice: Always use AcquisitionCounters to find how many packets/bytes were downloaded
|
2023-06-03 20:00:02 +02:00 |
|
|
|
459b84d7c6
|
AcquisitionCounters: Simplify
|
2023-06-03 19:41:42 +02:00 |
|
|
|
ab6f33be84
|
AcquisitionDevice: further simplify
|
2023-06-03 18:54:05 +02:00 |
|
|
|
e1e46f411f
|
AcquisitionDevice: refactor to make it less FPGA dependent
|
2023-06-03 18:37:56 +02:00 |
|
|
|
b868a24dad
|
FPGA: Minor improvements to internal_packet_generator - should now better break in case of cancellation
|
2023-05-31 11:08:28 +02:00 |
|
