|
|
3b65e6bf88
|
FPGA: Integration on FPGA allows for per pixel weights (in range 1.99 - 3e-5)
|
2023-10-21 15:37:46 +02:00 |
|
|
|
45de356c16
|
FPGA: Minor changes
|
2023-10-19 22:43:35 +02:00 |
|
|
|
aa1ff0436b
|
FPGA: Add SNR threshold to spot finder
|
2023-10-19 22:29:38 +02:00 |
|
|
|
6691b01265
|
PCIe driver: accept spot finding parameters
|
2023-10-18 21:23:41 +02:00 |
|
|
|
6565619035
|
parallel_stream.h: Depth can be provided as template parameter to hls::stream (like in Vitis HLS)
|
2023-10-18 12:10:00 +02:00 |
|
|
|
faca7a3f15
|
PCIe driver: Clean-up + add intermediate library between driver and AcquisitionDevice
|
2023-10-16 19:54:13 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
5cf0d30603
|
AcquisitionDevice: Enable access to integration results
|
2023-09-22 20:32:13 +02:00 |
|
|
|
2eb85496f2
|
FPGA: add integration routine (work in progress)
|
2023-09-21 17:12:01 +02:00 |
|
|
|
8e0edab0ee
|
AcquisitionDevice: Count completed descriptors
|
2023-09-19 12:53:59 +02:00 |
|
|
|
86123eb2fe
|
FPGA: Use datamover for save_to_hbm and load_from_hbm
|
2023-09-19 07:36:56 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
362eb62d4b
|
FPGA: Use own function to merge streams instead of AXI-Switch + more FIFO status saved
|
2023-09-14 23:58:17 +02:00 |
|
|
|
0b95456d3d
|
Adapt PCIe driver and tests for the new frame generator
|
2023-09-13 21:44:20 +02:00 |
|
|
|
9d01630cfc
|
FPGA: load calibration works as dedicated function of the card
|
2023-09-12 14:34:42 +02:00 |
|
|
|
05000bab1f
|
FPGA: remove transfer to HBM for the time being
|
2023-09-11 20:24:20 +02:00 |
|
|
|
aca1bbda0e
|
HLSSimulatedDevice: moving towards continuous HBM representation
|
2023-09-09 13:10:06 +02:00 |
|
|
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
|
347bfd3f2c
|
HLSSimulateDevice: Remove reference to UltraRAM
|
2023-09-07 21:39:14 +02:00 |
|
|
|
3aeb3e09ee
|
FPGA: Do not load internal packet generator frame via DMA
|
2023-09-06 11:57:16 +02:00 |
|
|
|
caf950f99f
|
FPGA: Internal packet generator uses external memory to store image, and this memory is accessible via PCIe BAR
|
2023-09-06 08:19:03 +02:00 |
|
|
|
a12fc941d5
|
JFJochReceiver: Remove host subdirectory
|
2023-06-07 21:28:22 +02:00 |
|
