Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 65 Wiki Activity
398 Commits 84 Branches 150 Tags
48ee2ca305603eff747cda7530abbac8dcd9df01
Commit Graph
7 Commits
Author SHA1 Message Date
leonarski_f 8626195091 FPGA: fix to deadlock 2023-09-12 20:09:11 +02:00
leonarski_f 9d01630cfc FPGA: load calibration works as dedicated function of the card 2023-09-12 14:34:42 +02:00
leonarski_f 7a635f1ee8 FPGA: load_calibration clean-up + simplification 2023-09-12 09:16:45 +02:00
leonarski_f 8c3a25a8ad FPGA: load calibration operates directly on HBM 2023-09-11 21:47:29 +02:00
leonarski_f 1333ce9b29 FPGA: trigger synthesis 2023-09-06 12:36:14 +02:00
leonarski_f 3aeb3e09ee FPGA: Do not load internal packet generator frame via DMA 2023-09-06 11:57:16 +02:00
leonarski_f 7a98766304 FPGA: Split receiver and FPGA design directories 2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.0+rc0 Page: 28ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API