|
|
bb8e0f7b84
|
Fix unnecessary JSON <-> gRPC headers
|
2023-11-15 21:24:42 +01:00 |
|
|
|
3f7fc04d84
|
Monolithic design achieved! (jfjoch_broker is NOT up to date!)
|
2023-11-14 18:23:43 +01:00 |
|
|
|
2b6901af58
|
DiffractionExperiment: Move DetectorSettings and DatasetSettings to JFJochStateMachine
|
2023-11-14 16:33:19 +01:00 |
|
|
|
f778a35e6f
|
DiffractionExperiment: Move internal variables to a C++ structure
|
2023-11-14 13:17:58 +01:00 |
|
|
|
e85988dfa2
|
DiffractionExperiment: Clean-up Compression and UnitCell
|
2023-11-13 17:06:34 +01:00 |
|
|
|
dbef6a3b17
|
JFJochReceiver is directly invoked by the broker
|
2023-11-13 16:08:28 +01:00 |
|
|
|
b270b8857a
|
TestImagePusher: Increase tolerance for conversion errors in summation
|
2023-11-12 13:32:44 +01:00 |
|
|
|
834d8e8dcd
|
ADUHistogram: Fix return missing
|
2023-11-11 22:43:15 +01:00 |
|
|
|
eaf7792459
|
DataProcessingSettings has equivalent C++ and ProtoBuf structures
|
2023-11-11 18:48:38 +01:00 |
|
|
|
d83b8d465d
|
JFJochReceiver: Plot is C++ struct
|
2023-11-10 21:22:42 +01:00 |
|
|
|
04c251d16a
|
gRPC: Remove optional variables from ProtoBuf
|
2023-11-10 17:43:51 +01:00 |
|
|
|
4efcdaab74
|
AcqusitionDevice: Moved to dedicated directory
|
2023-11-10 11:45:16 +01:00 |
|
|
|
7993efb047
|
DetectorSettings: remove optional fields
|
2023-11-09 20:51:37 +01:00 |
|
|
|
56476e3e5f
|
ZMQPreviewPublisher: Stream CBOR data
|
2023-11-08 19:19:32 +01:00 |
|
|
|
98cb58d199
|
PCIe driver: Fix addresses for calibration and frame generator
|
2023-11-08 14:36:36 +01:00 |
|
|
|
41985b6c29
|
FPGA: Increase data width of conversion to 18-bit. This allows to use full unsigned precision + raw data are handled properly.
|
2023-11-07 19:11:37 +01:00 |
|
|
|
2dfd878d01
|
JFConversionFloatingPoint: Integrate other bit depths/signs
|
2023-11-07 15:36:49 +01:00 |
|
|
|
de317c29d5
|
JFConversion: Clean-up
|
2023-11-07 13:28:27 +01:00 |
|
|
|
310d77a57f
|
JFJochReceiver: No access to preview frame via gRPC
|
2023-11-07 10:13:19 +01:00 |
|
|
|
552597523d
|
ImagePusher: Serialization of StartMessage is handled outside of the class
|
2023-11-06 20:21:27 +01:00 |
|
|
|
591e724cf6
|
DiffractionExperiment: Rename GetFPGAOutputDepth -> GetPixelDepth and GetFPGASummation -> GetSummation
|
2023-11-06 18:01:53 +01:00 |
|
|
|
dec3eb15de
|
FrameTransformation: Add two tests for int32 and uint16
|
2023-11-06 17:43:14 +01:00 |
|
|
|
d6c1b19599
|
DiffractionExperiment: Remove ROI-mask function
|
2023-11-06 16:51:34 +01:00 |
|
|
|
b2743072e6
|
DiffractionExperiment: Remove frame summation (summation only on FPGA)
|
2023-11-06 16:09:08 +01:00 |
|
|
|
fcd7612656
|
DiffractionExperiment: Remove 2x2 binning to simplify transformation code
|
2023-11-06 14:16:15 +01:00 |
|
|
|
e6442f6384
|
ZMQPreviewPublisher: Support both 16-bit and 32-bit images in preview
|
2023-11-03 17:38:23 +01:00 |
|
|
|
50556932fb
|
DiffractionExperiment: Remove spot finder stride
|
2023-11-03 16:56:50 +01:00 |
|
|
|
3d7c7b0779
|
Implement FPGA summation
|
2023-11-02 20:41:37 +01:00 |
|
|
|
f21f226a59
|
Move MAX_FPGA_SUMMATION to Definitions.h
|
2023-11-02 12:55:52 +01:00 |
|
|
|
b3eceef7cd
|
FPGA: Max module number is 32
|
2023-11-01 15:55:06 +01:00 |
|
|
|
112a62fc7f
|
FPGA: remove limit of modules for frame_generator
|
2023-11-01 14:20:43 +01:00 |
|
|
|
3940f067a8
|
MAX_MODULES_FPGA moved to Definitions.h => This needs to be const for RELEASE_LEVEL
|
2023-11-01 13:16:22 +01:00 |
|
|
|
270dd1224b
|
Receiver: remove JF conversion on CPU
|
2023-10-28 17:00:04 +02:00 |
|
|
|
961c17c4d0
|
FPGA: data analysis is done based on 24-bit numbers - allowing frame summation
|
2023-10-28 16:35:33 +02:00 |
|
|
|
2268486824
|
HLS: Added frame_summation core
|
2023-10-26 22:31:09 +02:00 |
|
|
|
4e60bb2f9e
|
FPGA: Add option to invert modules upside down
|
2023-10-25 22:20:45 +02:00 |
|
|
|
e195432aea
|
RawToConvertedGeometry: Separate core functions that require minimum headers
|
2023-10-24 17:54:14 +02:00 |
|
|
|
e1a6830c50
|
FPGA: Add multipixel (-> TODO calculate proper number)
|
2023-10-24 16:43:24 +02:00 |
|
|
|
ee363a8356
|
JFJochReceiver: Given firmware now masks uncollected parts of the image, receiver will accept partial modules (but not for pedestal!)
|
2023-10-21 23:01:17 +02:00 |
|
|
|
99741ae5c5
|
ADU histogram: Save
|
2023-10-21 19:51:25 +02:00 |
|
|
|
b4ab3087f1
|
RadialIntegrationProfile: Extra routines to handle GPU/CPU/FPGA workflows in more versatile way
|
2023-10-21 17:14:17 +02:00 |
|
|
|
a338a1743b
|
RawToConvertedGeometry: Add function to calculate location of a raw pixel in converted geometry
|
2023-10-20 13:27:21 +02:00 |
|
|
|
4e4a232a6d
|
Definitions: Increase max gRPC message size to 2 GB -> need to change later how calibration is being transferred
|
2023-10-20 11:40:09 +02:00 |
|
|
|
6691b01265
|
PCIe driver: accept spot finding parameters
|
2023-10-18 21:23:41 +02:00 |
|
|
|
98fe70315b
|
FPGA: add bitshuffle to HLS modules (don't integrate at the moment into the whole design)
|
2023-09-30 11:28:01 +02:00 |
|
|
|
549cc6a887
|
FPGA: Add ADU histogram (work in progress; needs test)
|
2023-09-29 16:55:37 +02:00 |
|
|
|
79aef71ce3
|
FPGA: spot_finder added
|
2023-09-26 18:54:31 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
f4f4b50be7
|
FPGA: frame_generator has 8 module specific frames
|
2023-09-24 15:43:04 +02:00 |
|
|
|
f06e92fd1b
|
FPGA: load_calibration allows to upload integration map
|
2023-09-22 18:28:35 +02:00 |
|
