Logo
Explore Help
Sign In
mx/Jungfraujoch
0
0
Fork 0
You've already forked Jungfraujoch
Code Issues Pull Requests Actions 1 Packages Projects Releases 37 Wiki Activity
Files
56993d359794c818196cd4e6836d65a0c1402bfa
Jungfraujoch/fpga/scripts
History
Filip Leonarski b7239331ac FPGA: remove script from OC-Accel
2023-09-12 21:10:15 +02:00
..
bd_pcie.tcl
FPGA: load calibration works as dedicated function of the card
2023-09-12 14:34:42 +02:00
build_pcie_design.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: load calibration operates directly on HBM
2023-09-11 21:47:29 +02:00
jfjoch.tcl
FPGA: add more FIFOs to monitoring
2023-09-12 20:35:48 +02:00
mac_100g_pcie.tcl
FPGA: Increase FIFO size to improve buffering capability
2023-09-07 12:23:38 +02:00
network_stack.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
pcie_dma.tcl
FPGA: Build only 100G solution (no bifurcated design)
2023-09-07 12:10:38 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_hls_function.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.25.4 Page: 45ms Template: 8ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API