Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests 1 Actions 2 Packages Projects Releases 64 Wiki Activity
685 Commits 84 Branches 149 Tags
e254ef1a60370a2d7fd2a416a3b526077668d1c0
Commit Graph
5 Commits
Author SHA1 Message Date
leonarski_f 961c17c4d0 FPGA: data analysis is done based on 24-bit numbers - allowing frame summation 2023-10-28 16:35:33 +02:00
leonarski_f 4fbd747341 FPGA: Remove multipixel from the pipeline 2023-10-27 20:47:44 +02:00
leonarski_f 4978149fdd FPGA: Add register slice in the data pipeline 2023-10-27 19:43:40 +02:00
leonarski_f c896ec5659 FPGA: Remove bitshuffle from the pipeline 2023-10-27 19:41:02 +02:00
leonarski_f 08c2427fc7 FPGA: Refactor FPGA (add two hierarchy groups for jungfraujoch) + change order similar to HLSSimulatedDesign 2023-10-27 15:42:24 +02:00
Powered by Gitea Version: 1.27.0+rc0 Page: 122ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API