|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
5cf0d30603
|
AcquisitionDevice: Enable access to integration results
|
2023-09-22 20:32:13 +02:00 |
|
|
|
bb29e7e646
|
HLS_C_Simulation_check_single_packet: check for memory content for missed packets
|
2023-09-21 18:39:05 +02:00 |
|
|
|
88e837a33a
|
FPGAAcquisitionDevice: Remove non-blocking mode
|
2023-09-20 16:29:50 +02:00 |
|
|
|
6cbd577824
|
DetectorSetup: Configure UDP interface count
|
2023-09-20 14:00:10 +02:00 |
|
|
|
8e0edab0ee
|
AcquisitionDevice: Count completed descriptors
|
2023-09-19 12:53:59 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
7a026b89d0
|
FPGAIntegrationTest: Use blocking mode for one remaining test
|
2023-09-14 23:48:02 +02:00 |
|
|
|
aa263a329e
|
Make test more repeatable by removing non-blocking mode in HLS simulation
|
2023-09-13 21:51:40 +02:00 |
|
|
|
0b95456d3d
|
Adapt PCIe driver and tests for the new frame generator
|
2023-09-13 21:44:20 +02:00 |
|
|
|
496d016c31
|
FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets)
|
2023-09-13 20:06:09 +02:00 |
|
|
|
9d01630cfc
|
FPGA: load calibration works as dedicated function of the card
|
2023-09-12 14:34:42 +02:00 |
|
|
|
05000bab1f
|
FPGA: remove transfer to HBM for the time being
|
2023-09-11 20:24:20 +02:00 |
|
|
|
309dabd32b
|
FPGA: Use dedicated struct for address exchange
|
2023-09-11 11:19:05 +02:00 |
|
|
|
ae7ccfdcec
|
FPGA: Fix to save_to_hbm test
|
2023-09-10 21:37:20 +02:00 |
|
|
|
175aefc4b8
|
FPGA: Save to HBM uses only 2 channels
|
2023-09-10 09:54:32 +02:00 |
|
|
|
929f6c6544
|
FPGA: Handle HBM offsets internally in Jungfraujoch logic
|
2023-09-09 20:50:41 +02:00 |
|
|
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
|
5d566aeb4b
|
FPGAIntegrationTest: Added blocking mode to one more test
|
2023-09-07 22:15:21 +02:00 |
|
|
|
da045c023b
|
Tests are adjusted to use blocking FPGA mode
|
2023-09-06 12:35:44 +02:00 |
|
|
|
2a5741931d
|
FPGAIntegrationTest: Use blocking mode for internal_packet_generator test
|
2023-08-12 12:09:38 +02:00 |
|
|
|
2eac43b925
|
RadialIntegration: Enable pixel splitting with CPU based routine
|
2023-08-08 10:20:26 +02:00 |
|
|
|
8a7b088b2f
|
MockAcquisitionDevice: Add Internal Packet Generator
|
2023-07-27 13:06:51 +02:00 |
|
|
|
f37a99e7e6
|
DiffractionExperiment: Remove scattering vector setting
|
2023-07-05 11:49:17 +02:00 |
|
|
|
2f7b46290a
|
FPGA: Enable non-power of 2 storage cell number
|
2023-07-04 21:59:48 +02:00 |
|
|
|
4ce2fcf98f
|
DiffractionExperiment: Adjust storage cell delay as a parameter
|
2023-07-04 21:07:40 +02:00 |
|
|
|
7a4e75efd3
|
CheckConversionWithGeomTransform: Use fill value for gaps consistent with JFJochReceiver
|
2023-07-04 11:45:17 +02:00 |
|
|
|
9d35660cf4
|
DetectorGeometry: Fix module slow direction if horizontal stacking > module number
|
2023-07-04 11:25:19 +02:00 |
|
|
|
8a203b7cf5
|
gRPC: Mask application during conversion is part of internal settings and is not part of easy accessible settings (to ensure it is always applied)
|
2023-07-01 19:20:19 +02:00 |
|
|
|
a66ac66d0b
|
gRPC: Changed behavior, so mask application during conversion is now default behavior
|
2023-06-30 13:34:45 +02:00 |
|
|
|
831c93104d
|
DiffractionExperiment: Add option to save calibration
|
2023-06-28 17:30:59 +02:00 |
|
|
|
0904e1f198
|
JFJochFrameSerializer: Using CBORImage for mask and calibration + writing calibration in HDF5 file
|
2023-06-28 17:14:09 +02:00 |
|
|
|
d2788a09fd
|
JFJochFrameSerializer: Add calibration settings
|
2023-06-27 16:20:47 +02:00 |
|
|
|
d831300d14
|
JFJochFrameSerializer: Generalize 2D arrays for floats
|
2023-06-27 14:52:18 +02:00 |
|
|
|
a43fa2a296
|
ProtoBuf: Don't use maps, as these don't preserve order of elements
|
2023-06-26 09:27:47 +02:00 |
|
|
|
2caba97bb2
|
DiffractionExperiment: Save ROI
|
2023-06-23 21:04:15 +02:00 |
|
|
|
bd549bb339
|
ROIFilter: Add filter to only preserve ROI regions
|
2023-06-23 14:17:53 +02:00 |
|
|
|
bbd0b6ef36
|
ROIFilter: Add filter to only preserve ROI regions
|
2023-06-23 13:26:55 +02:00 |
|
|
|
dd20ac2acd
|
RadialIntegrationTest: Add test for corrections
|
2023-06-19 20:08:51 +02:00 |
|
|
|
ca15556964
|
DiffractionGeometry: Add DistFromEwaldSphere function
|
2023-06-19 20:06:11 +02:00 |
|
|
|
945a3b9271
|
DiffractionExperiment: Enable/disable solid angle and polarization corrections
|
2023-06-19 11:36:32 +02:00 |
|
|
|
032543e69a
|
GPUImageAnalysis: Add option to include corrections in radial integration + keep rad.int. sum and count as floats
|
2023-06-19 09:29:23 +02:00 |
|
|
|
74ed4ad47b
|
DiffractionGeometry: Fix PolarizationCorrection
|
2023-06-19 07:47:40 +02:00 |
|
|
|
bcf1d634f8
|
DiffractionGeometry: Dedicated file + option to project reciprocal space nodes on the detector + more calculations (phi, cos 2theta, solid angle)
|
2023-06-18 22:35:43 +02:00 |
|
|
|
b92f345dea
|
CoordTest: Fix handling of imprecision
|
2023-06-13 22:22:14 +02:00 |
|
|
|
a12fc941d5
|
JFJochReceiver: Remove host subdirectory
|
2023-06-07 21:28:22 +02:00 |
|
|
|
7a98766304
|
FPGA: Split receiver and FPGA design directories
|
2023-06-07 21:21:22 +02:00 |
|
|
|
b5d0b34fc8
|
JFConversion: Simplify (processing per module, not per packet) + add GPU conversion procedure - currently only synchronous
|
2023-06-07 20:53:59 +02:00 |
|
