Commit Graph

15 Commits

Author SHA1 Message Date
a3996a81e3 FPGA: Remove data collection counter 2023-05-30 20:13:54 +02:00
72cdb88c0c FPGA: Add host_writer idle marker 2023-05-27 21:45:21 +02:00
c1212a14d9 FPGA: work requests are consumed while host_writer not working 2023-05-26 22:12:34 +02:00
b926e69885 FPGA: data_collection_fsm counter 2023-05-26 20:39:12 +02:00
7d5694139f FPGA: Save full JF timestamp and exptime 2023-05-17 21:30:42 +02:00
bf2a23ef7e AcquisitionDevice: Completion queue is handled by particular implementation of the device 2023-04-25 15:58:07 +02:00
df15755612 AcquisitionDevice: Use work_completion_queue to read start completion message 2023-04-25 10:41:18 +02:00
de1d7e1c67 HLSSimulatedDevice: refactor to have HLS run as member function 2023-04-25 10:22:44 +02:00
14a1f6d961 FPGAAcquisitionDevice: Add a level in inheritance to group FPGA related functions for PCIe and HLS simulated devices 2023-04-25 09:55:36 +02:00
feb5fcacf3 DiffractionExperiment: Refactor IPv4 handling (now it is just base addr for detector IP) 2023-04-15 12:29:14 +02:00
32baaef1e4 AcquisitionDevice: IPv4 address and UDP destination port is property of the device and not of a particular run 2023-04-15 12:08:01 +02:00
653b82d6c3 FPGA + receiver + detector: Use column ID to decode detector half-module number 2023-04-15 11:08:32 +02:00
f44cb55252 jf_packet.h: renamed, moved to jungfrau/, and slightly refactored 2023-04-07 10:00:07 +02:00
68923ca376 ProcessRawPacket: Refactor, so it can be used also for standard (Linux kernel) UDP stack 2023-04-06 14:10:27 +02:00
1757d42182 Initial commit
Signed-off-by: Filip Leonarski <filip.leonarski@psi.ch>
2023-04-06 11:17:59 +02:00