Commit Graph
67 Commits
Author SHA1 Message Date
maliakal_d 89c774dbf7 nios programming: check file size first 2020-01-31 11:24:48 +01:00
Dhanya ThattilandGitHub 5ca3a1b685 gotthard2 and mythen3: programming fpga, reboot; jungfrau, ctb: modified programming (#74) 2020-01-30 19:52:35 -08:00
maliakal_d a9e375ed34 gotthard2: bursttype to burstmode 2020-01-23 11:03:14 +01:00
maliakal_d f881133795 get/set timing, generate data for gotthard2, vref_rstore instead of restore for gotthard2 2020-01-22 18:18:56 +01:00
maliakal_d 8cbf3c62a9 merge from developer 2020-01-22 17:30:13 +01:00
maliakal_d 3ea2520615 PR minor changes 2020-01-22 13:55:10 +01:00
maliakal_d e746256653 gotthard2: gain updated 2020-01-21 16:01:38 +01:00
maliakal_d 2e78484b61 gotthard2 virtual server sends data 2020-01-21 14:50:31 +01:00
maliakal_d c4137dc309 gotthard2: works 2020-01-20 17:03:11 +01:00
maliakal_d 23dffa47df gotthard2 bug fix: no module attached 2020-01-20 14:42:06 +01:00
maliakal_d 6cfd0f8962 gotthard2: first edit 2020-01-20 12:13:23 +01:00
maliakal_d e8bdf5a505 gotthard2: updated register map; powerchip checking detector type; internal and external period, frames, exptime; set/get delay, get actualtime, measurement, framesfromstart enabled; which detector comment updated in cmdproxy, detector and slsdetector 2020-01-16 15:33:35 +01:00
maliakal_d 9455a5fba1 ctb: adcenable10g included, 10g readout enables included 2019-11-27 17:28:57 +01:00
maliakal_d 6b391a34dc gotthard2: bug fix adconfiguration initialization 2019-11-25 14:14:05 +01:00
maliakal_d 94382c1ece m3 and g2: while setting clock freq, change phase only if there is a change in phase (removing more printouts, will still only set if needed ) 2019-11-25 10:54:30 +01:00
maliakal_d a95ab1e13e servers: default compile not update versionign 2019-11-22 17:23:07 +01:00
maliakal_d c4675da0c3 m3: reset fixed 2019-11-22 16:40:43 +01:00
maliakal_d d07873ee39 mythen3 and gotthard2: wait request not needed, reset to be implemented 2019-11-22 11:29:24 +01:00
maliakal_d f8df11886a ctb: change in phase done in degrees (phase reset due to change in frequency) 2019-11-21 15:08:38 +01:00
maliakal_d d976c9fcf9 gotthard2: phase direction like mythen3 2019-11-21 14:41:54 +01:00
maliakal_d 1cea6af590 mythen3, gotthard2: change phase, change freq bugfix 2019-11-19 17:57:28 +01:00
maliakal_d 6a27207875 gotthard2: vetoref, burstmode 2019-11-15 18:59:27 +01:00
maliakal_d a62d6a2fb8 gotthard2: veto reference, better code for byte aligment in server 2019-11-15 11:58:23 +01:00
maliakal_d 5518531620 gotthard2: veto reference 2019-11-14 19:01:10 +01:00
maliakal_d 21d23be522 gotthard2: inejct channel done 2019-11-13 16:49:35 +01:00
maliakal_d 28a5aa8342 injectchannel WIP 2019-11-13 15:11:11 +01:00
maliakal_d 72ac2745ea gotthard2: server fix enum for onchip dac 2019-11-12 12:11:52 +01:00
maliakal_d 90c34e4942 gotthard2, dacs and onchip dacs from config file 2019-11-11 18:02:08 +01:00
maliakal_d bb26b993ea servers, firmware check message to init message, minor 2019-11-11 12:00:04 +01:00
maliakal_d aaeaeab576 gotthard2 on chip dacs: -1 should set for all chips 2019-11-08 17:20:47 +01:00
maliakal_d d7e2ab8ec4 gotthard2: on chip dacs 2019-11-08 17:09:57 +01:00
maliakal_d 615b3b2557 WIP 2019-11-06 19:07:00 +01:00
maliakal_d 1797d39216 updated mythen3 to configure phase, freq, delay left, period left, actual time, measurement time, framesfrom start and othe register mappings 2019-11-06 18:58:22 +01:00
maliakal_d 0f9fd5cd73 rename of clkdivider to clkfrequency in servers 2019-11-06 16:58:34 +01:00
maliakal_d 18b8720c17 separated parameters and versions 2019-11-06 16:43:59 +01:00
maliakal_d 705ddb7f42 WIP 2019-11-06 11:11:57 +01:00
maliakal_d c3180737ed fixed jungfau virtual server as well 2019-11-06 11:05:02 +01:00
maliakal_d 1f64d2a4e2 speed separated 2019-11-05 18:50:35 +01:00
maliakal_d 031241ae28 timer split up 2019-11-04 16:40:11 +01:00
maliakal_d ba9a0c7917 removed unused multi functions 2019-10-30 18:20:16 +01:00
maliakal_d fe467cdf70 jungfrau dacs named 2019-10-29 18:11:16 +01:00
maliakal_d aa8610fb04 WIP 2019-10-29 10:11:36 +01:00
Dhanya ThattilandGitHub 995f0924e5 Commandline (#66)
* WIP

* WIP

* removed status to string from defs

* WIP

* WIP

* WIP removed unused functions in multi

* WIP

* print hex in a terrible way

* WIP, loadconfig error

* WIP, type to string

* WIP

* fix to conversion

* WIP, hostname doesnt work

* WIP

* WIP

* WIP

* WIP, threshold

* WIP, threshold

* WIP

* WIP, triggers

* WIP, cycles to triggers

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* rx_udsocksize fx, WIP

* WIP

* WIP

* WIP

* file index (64 bit), WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* merge

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* WIP

* New python mod
2019-10-21 10:29:06 +02:00
maliakal_d df4f37efc6 gotthard2, change clock, remember in degrees, and max clock divider is 512 2019-10-17 18:29:57 +02:00
maliakal_d e16212bd23 tests for clk for gotthard2 2019-10-17 16:51:40 +02:00
maliakal_d be50344b45 set clock divider, phase and get clock freq for gotthard2, priliminary 2019-10-17 16:39:41 +02:00
maliakal_d cfd3680176 gotthard2 dacs 2019-10-08 17:10:36 +02:00
maliakal_d 030cfacc9b WIP 2019-10-08 10:57:07 +02:00
maliakal_d 0f99dd141e gotthard 2 server test bus 2019-10-01 17:34:52 +02:00
maliakal_d b3ff825ce8 updated gotthard2 api etc 2019-10-01 16:26:42 +02:00