ritt
|
6b57df374f
|
Added drs_exam_2018.cpp
|
2017-12-13 11:16:21 +01:00 |
|
ritt
|
426776ab0c
|
Changed comment
|
2017-12-12 14:03:06 +01:00 |
|
ritt
|
aded8e478f
|
Fixed code for external trigger
|
2017-12-12 13:58:01 +01:00 |
|
ritt
|
4fc3bab402
|
Updated XCode project file
|
2017-11-07 14:10:27 +01:00 |
|
ritt
|
c4b903e540
|
Merge branch 'master' of bitbucket.org:ritt/drs4eb
|
2017-10-11 11:03:40 +02:00 |
|
ritt
|
a0019cc7da
|
Fixed a few issues in chip test routine
|
2017-10-11 11:03:28 +02:00 |
|
ritt
|
7916c5dbab
|
Compiled drscl.exe
|
2017-10-11 10:03:20 +02:00 |
|
ritt
|
ed441935a7
|
Optimized chip tests for good new chips with lower leakage current
|
2017-10-10 17:36:34 +02:00 |
|
ritt
|
9df66d5c96
|
Implemented “-l” option to check USB
|
2017-04-12 10:26:50 +02:00 |
|
ritt
|
8c916cab22
|
Updated Visual Studio project file
|
2017-01-13 13:49:05 +01:00 |
|
ritt
|
9e6aa0e059
|
Recompiled under Windows
|
2017-01-09 17:06:59 +01:00 |
|
ritt
|
8461281a67
|
Optimized chip test for new test board, implemented leakage current limit of 100 pA
|
2017-01-09 16:54:01 +01:00 |
|
ritt
|
118ded9ac0
|
Added optional histogram output in chip test
|
2016-12-05 14:03:06 +01:00 |
|
ritt
|
bcc7e30369
|
Implemented measurement of leakage currents
|
2016-12-01 16:16:37 +01:00 |
|
ritt
|
dfe33dc32d
|
Made chip test work with normal V5 board
|
2016-12-01 12:25:02 +01:00 |
|
ritt
|
50964d81ca
|
Updated examples to new project structure
|
2016-12-01 09:31:25 +01:00 |
|
ritt
|
8d814a6705
|
Switch EXT properly when entering / exiting transparent mode
|
2016-12-01 08:50:23 +01:00 |
|
ritt
|
fab70c5365
|
Fixed problem when no trigger channel is selected
|
2016-11-30 17:38:23 +01:00 |
|
ritt
|
8906b39e7d
|
Fixed trigger display if no channel is selected
|
2016-11-30 17:34:59 +01:00 |
|
ritt
|
8004cfb357
|
Fixed color of trigger level display at bottom of screen
|
2016-11-30 17:22:34 +01:00 |
|
ritt
|
51134fb2db
|
Re-arranged trigger source configuration
|
2016-11-30 17:14:46 +01:00 |
|
ritt
|
5ab32c3921
|
Made transparent trigger mode wok in multi-board configuration
|
2016-11-28 16:57:50 +01:00 |
|
ritt
|
403dc702fb
|
Implemented readout delay
|
2016-11-24 17:19:27 +01:00 |
|
ritt
|
bdd6b7fcad
|
Align cell #0 of each channel instead of 700. Same result, but less confusing.
|
2016-11-24 14:40:27 +01:00 |
|
ritt
|
7bca3829fa
|
Copied files over from SVN repositories
|
2016-11-14 15:38:40 +01:00 |
|