LMU/TRIMSP
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a19dd6b96b4e993e7542a835ac76a87c63356c7a
TRIMSP/tests/SiO2_Si_2layer
T
History
salman a19dd6b96b Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
..
SiO2_Si_2layer_E1000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E1000.inp
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E1000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E1000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E1000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E3000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E3000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E3000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E3000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E3000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E5000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E5000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E5000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E5000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E5000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E7000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E7000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E7000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E7000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E7000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E9000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E9000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E9000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E9000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E9000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E11000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E11000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E11000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E11000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E11000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E13000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E13000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E13000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E13000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E13000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E15000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E15000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E15000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E15000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E15000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E17000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E17000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E17000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E17000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E17000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E19000.err
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
SiO2_Si_2layer_E19000.inp
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00
SiO2_Si_2layer_E19000.out
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E19000.rge
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_E19000.seq
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer_Seq_Results.dat
Tests from pcg32, twice as fast and almost the same as the original ranlux.
2026-06-19 18:20:56 +02:00
SiO2_Si_2layer.png
Add baseline tests before major changes to fortran code.
2026-06-12 16:26:42 +02:00
TrimSP.cfg
Run tests with modified fortran code
2026-06-18 09:59:14 +02:00