Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 1
Star 1
Fork 0
Code Issues Pull Requests 1 Actions 1 Packages Projects Releases 53 Wiki Activity
Files
362eb62d4bc240ba484581b2e1a746141a22b329
Jungfraujoch/fpga/scripts
T
History
leonarski_f 362eb62d4b FPGA: Use own function to merge streams instead of AXI-Switch + more FIFO status saved
2023-09-14 23:58:17 +02:00
..
bd_pcie.tcl
FPGA: Use own function to merge streams instead of AXI-Switch + more FIFO status saved
2023-09-14 23:58:17 +02:00
build_pcie_design.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: load calibration operates directly on HBM
2023-09-11 21:47:29 +02:00
jfjoch.tcl
FPGA: Use own function to merge streams instead of AXI-Switch + more FIFO status saved
2023-09-14 23:58:17 +02:00
mac_100g_pcie.tcl
FPGA: Increase FIFO size to improve buffering capability
2023-09-07 12:23:38 +02:00
network_stack.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
pcie_dma.tcl
FPGA: Increase PCIe BAR size to 16 MB
2023-09-13 20:55:10 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_hls_function.tcl
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.0+dev-210-g67f86bc3fe Page: 53ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API