|
|
c67337cfe1
|
v1.0.0-rc.72
|
2025-09-08 20:28:59 +02:00 |
|
|
|
28d224afab
|
version 1.0.0-rc.25
|
2024-11-22 21:25:20 +01:00 |
|
|
|
adc13ff33e
|
version 1.0.0-rc.24
|
2024-11-17 14:55:09 +01:00 |
|
|
|
59aacf516d
|
Updates March 2023
|
2024-03-14 20:26:03 +01:00 |
|
|
|
d315506633
|
* Enhancements for XFEL
* Enhancements for EIGER
* Writer is more flexible and capable of handling DECTRIS data
|
2024-03-05 20:41:47 +01:00 |
|
|
|
f5f86d9ab6
|
Modifications in preparation to MAX IV experiment
|
2024-01-27 21:23:56 +01:00 |
|
|
|
d82bd13917
|
Minor fixes for CI and dependencies
Improvements in documentation and readability of JungfraujochDevice function
|
2023-12-14 22:39:17 +01:00 |
|
|
|
b3eceef7cd
|
FPGA: Max module number is 32
|
2023-11-01 15:55:06 +01:00 |
|
|
|
112a62fc7f
|
FPGA: remove limit of modules for frame_generator
|
2023-11-01 14:20:43 +01:00 |
|
|
|
8f2b01be80
|
FPGA: frame_generator and load_calibration return value for error checking
|
2023-11-01 13:31:41 +01:00 |
|
|
|
3b65e6bf88
|
FPGA: Integration on FPGA allows for per pixel weights (in range 1.99 - 3e-5)
|
2023-10-21 15:37:46 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
f4f4b50be7
|
FPGA: frame_generator has 8 module specific frames
|
2023-09-24 15:43:04 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
496d016c31
|
FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets)
|
2023-09-13 20:06:09 +02:00 |
|
