|
|
ddf4c75645
|
v1.0.0-rc.31
|
2025-03-02 13:15:28 +01:00 |
|
|
|
28d224afab
|
version 1.0.0-rc.25
|
2024-11-22 21:25:20 +01:00 |
|
|
|
adc13ff33e
|
version 1.0.0-rc.24
|
2024-11-17 14:55:09 +01:00 |
|
|
|
f5f86d9ab6
|
Modifications in preparation to MAX IV experiment
|
2024-01-27 21:23:56 +01:00 |
|
|
|
1798de247b
|
Extend FPGA functionality
|
2023-12-09 12:08:39 +01:00 |
|
|
|
01af2e497b
|
FPGA: Fix ADU histogram for high summation
|
2023-11-17 13:04:12 +01:00 |
|
|
|
b84febed5c
|
FPGA: Update max summation to 128
|
2023-11-01 12:23:25 +01:00 |
|
|
|
7973c2ca81
|
HLS: Minor fixes to adu_histo.cpp
|
2023-10-27 15:27:36 +02:00 |
|
|
|
2268486824
|
HLS: Added frame_summation core
|
2023-10-26 22:31:09 +02:00 |
|
|
|
8831ad380f
|
FPGA: Fix bug in adu_histo + add test + add access from AcquisitionDevice
|
2023-09-29 18:34:29 +02:00 |
|
|
|
549cc6a887
|
FPGA: Add ADU histogram (work in progress; needs test)
|
2023-09-29 16:55:37 +02:00 |
|
