|
|
ea0fccecc9
|
JFConversionGPU: Remove
|
2023-10-22 14:39:03 +02:00 |
|
|
|
c1469d1e46
|
JFJochReceiver: Skip frames if acquisition finished and frames stopped earlier on the first acquisition device
|
2023-10-22 14:36:53 +02:00 |
|
|
|
fe5b955289
|
GPUImageAnalysis: Spot finder again produces 1-bit result (similar to FPGA) reduced on CPU + mask is not applied on GPU
|
2023-10-22 13:42:09 +02:00 |
|
|
|
ee363a8356
|
JFJochReceiver: Given firmware now masks uncollected parts of the image, receiver will accept partial modules (but not for pedestal!)
|
2023-10-21 23:01:17 +02:00 |
|
|
|
624c928c84
|
JFJochReceiver: ADU histogram saved on per module basis at the end of the measurement (but not on per image basis)
|
2023-10-21 22:31:43 +02:00 |
|
|
|
53f4f4acf9
|
RadialIntegration: Calculate only on FPGA
|
2023-10-21 19:15:42 +02:00 |
|
|
|
dd4988486c
|
RadialIntegrationMapping: No mask
|
2023-10-21 17:20:12 +02:00 |
|
|
|
b4ab3087f1
|
RadialIntegrationProfile: Extra routines to handle GPU/CPU/FPGA workflows in more versatile way
|
2023-10-21 17:14:17 +02:00 |
|
|
|
a7706546b7
|
RadialIntegration: Remove pixel split
|
2023-10-21 16:18:41 +02:00 |
|
|
|
3b65e6bf88
|
FPGA: Integration on FPGA allows for per pixel weights (in range 1.99 - 3e-5)
|
2023-10-21 15:37:46 +02:00 |
|
|
|
d91eb6bdd5
|
FPGAIntegrationTest: Use multiple modules
|
2023-10-21 11:08:07 +02:00 |
|
|
|
0b5bbec1fc
|
AcquisitionDevice: Setup rad. int. mapping automatically
|
2023-10-20 18:00:29 +02:00 |
|
|
|
7008703af3
|
FPGA: Integration is not calculating sum2
|
2023-10-20 14:06:58 +02:00 |
|
|
|
a338a1743b
|
RawToConvertedGeometry: Add function to calculate location of a raw pixel in converted geometry
|
2023-10-20 13:27:21 +02:00 |
|
|
|
ad78fb0149
|
FPGA: Fixes and simplifications to spot_finder core + SNR threshold test
|
2023-10-20 12:23:50 +02:00 |
|
|
|
aa1ff0436b
|
FPGA: Add SNR threshold to spot finder
|
2023-10-19 22:29:38 +02:00 |
|
|
|
9f48e4b317
|
FPGA: remove spot_finder.h
|
2023-10-19 20:53:38 +02:00 |
|
|
|
f04f7a274b
|
FPGA: Name spot finder signals in consistent manner
|
2023-10-19 20:52:09 +02:00 |
|
|
|
67b9e08a5c
|
FPGAIntegrationTest: Add test for spot finder based on count limit
|
2023-10-19 19:48:40 +02:00 |
|
|
|
90344eb251
|
FPGA: Basic spot finder (i.e. only based on count threshold) as a placeholder
|
2023-10-19 19:40:31 +02:00 |
|
|
|
a56a54c72d
|
AcquisitionDevice: GetDeviceOutput to get the whole package
|
2023-10-18 19:42:57 +02:00 |
|
|
|
736a181e5e
|
HLS: Spot finder outputs parameters + statistics
|
2023-10-18 15:19:01 +02:00 |
|
|
|
e4ac3e8b08
|
FPGASpotFindingUnitTest: Very basic test for spot finder
|
2023-10-18 12:10:29 +02:00 |
|
|
|
faca7a3f15
|
PCIe driver: Clean-up + add intermediate library between driver and AcquisitionDevice
|
2023-10-16 19:54:13 +02:00 |
|
|
|
c5ca10792e
|
FPGA: Clean-up of spot_finder core + update README.MD
|
2023-10-16 15:13:47 +02:00 |
|
|
|
7889f1666a
|
FPGA: Spot finder 2nd version improved
|
2023-10-04 12:12:43 +02:00 |
|
|
|
5460c10f76
|
FPGA: Spot finder 2nd version
|
2023-10-03 22:14:11 +02:00 |
|
|
|
81c1502d52
|
FPGA: Added spot_finder_line_sum (work in progress)
|
2023-10-03 18:51:26 +02:00 |
|
|
|
f301923c72
|
FPGA: Added spot_finder_update_sum function, as first step for versatile spot finder
|
2023-10-03 14:28:39 +02:00 |
|
|
|
c6afbebd13
|
FPGA: add old spot finder to the design (work in progress! - seems very high resource utilization + it is offset from proper result)
|
2023-10-02 22:34:49 +02:00 |
|
|
|
98fe70315b
|
FPGA: add bitshuffle to HLS modules (don't integrate at the moment into the whole design)
|
2023-09-30 11:28:01 +02:00 |
|
|
|
8831ad380f
|
FPGA: Fix bug in adu_histo + add test + add access from AcquisitionDevice
|
2023-09-29 18:34:29 +02:00 |
|
|
|
84bf69b8a6
|
FPGA: frame generator reads from HBM (work in progress)
|
2023-09-26 13:14:43 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
5cf0d30603
|
AcquisitionDevice: Enable access to integration results
|
2023-09-22 20:32:13 +02:00 |
|
|
|
bb29e7e646
|
HLS_C_Simulation_check_single_packet: check for memory content for missed packets
|
2023-09-21 18:39:05 +02:00 |
|
|
|
88e837a33a
|
FPGAAcquisitionDevice: Remove non-blocking mode
|
2023-09-20 16:29:50 +02:00 |
|
|
|
6cbd577824
|
DetectorSetup: Configure UDP interface count
|
2023-09-20 14:00:10 +02:00 |
|
|
|
8e0edab0ee
|
AcquisitionDevice: Count completed descriptors
|
2023-09-19 12:53:59 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
7a026b89d0
|
FPGAIntegrationTest: Use blocking mode for one remaining test
|
2023-09-14 23:48:02 +02:00 |
|
|
|
aa263a329e
|
Make test more repeatable by removing non-blocking mode in HLS simulation
|
2023-09-13 21:51:40 +02:00 |
|
|
|
0b95456d3d
|
Adapt PCIe driver and tests for the new frame generator
|
2023-09-13 21:44:20 +02:00 |
|
|
|
496d016c31
|
FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets)
|
2023-09-13 20:06:09 +02:00 |
|
|
|
9d01630cfc
|
FPGA: load calibration works as dedicated function of the card
|
2023-09-12 14:34:42 +02:00 |
|
|
|
05000bab1f
|
FPGA: remove transfer to HBM for the time being
|
2023-09-11 20:24:20 +02:00 |
|
|
|
309dabd32b
|
FPGA: Use dedicated struct for address exchange
|
2023-09-11 11:19:05 +02:00 |
|
|
|
ae7ccfdcec
|
FPGA: Fix to save_to_hbm test
|
2023-09-10 21:37:20 +02:00 |
|
|
|
175aefc4b8
|
FPGA: Save to HBM uses only 2 channels
|
2023-09-10 09:54:32 +02:00 |
|
