|
|
19644a1f5f
|
FPGA: Trigger synthesis
|
2023-10-21 16:12:51 +02:00 |
|
|
|
3b65e6bf88
|
FPGA: Integration on FPGA allows for per pixel weights (in range 1.99 - 3e-5)
|
2023-10-21 15:37:46 +02:00 |
|
|
|
7008703af3
|
FPGA: Integration is not calculating sum2
|
2023-10-20 14:06:58 +02:00 |
|
|
|
ca118f26d5
|
FPGA: integration results are reduced to cover two bins per 512-bit
|
2023-09-29 22:07:52 +02:00 |
|
|
|
0f7c14c267
|
FPGA: integration calculates sum^2
|
2023-09-25 22:23:06 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
3f3ce6f354
|
FPGA: fix integration bug
|
2023-09-22 20:32:12 +02:00 |
|
|
|
2c9d623265
|
integration: use separate FIFO for integration results
|
2023-09-22 17:49:14 +02:00 |
|
|
|
2eb85496f2
|
FPGA: add integration routine (work in progress)
|
2023-09-21 17:12:01 +02:00 |
|
