Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 67 Wiki Activity
586 Commits 89 Branches 152 Tags
b3eceef7cdcd55200e1f643c031f8b9e71701c95
Commit Graph
5 Commits
Author SHA1 Message Date
leonarski_f 31304553be FPGA: sls_detector had hardcoded max module number -> fixed 2023-11-01 13:28:17 +01:00
leonarski_f 4011c4541d HLS: frames inside HLS logic are counted from 0, even if JUNGFRAU counts them from 1 2023-10-26 19:42:15 +02:00
leonarski_f 16bbf54f2a Remove open source license (for now) 2023-09-15 10:47:21 +02:00
leonarski_f 309dabd32b FPGA: Use dedicated struct for address exchange 2023-09-11 11:19:05 +02:00
leonarski_f 7a98766304 FPGA: Split receiver and FPGA design directories 2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.1 Page: 70ms Template: 9ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API