Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 1
Star 1
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases 53 Wiki Activity
671 Commits 69 Branches 138 Tags
7d48c5f2cde3c040fdfd8f7cb183b6a2a12bc1b2
Commit Graph

12 Commits

Author SHA1 Message Date
leonarski_f 1e6f64b4da FPGA: Increase max summation to 256 2023-11-16 21:32:37 +01:00
leonarski_f b3eceef7cd FPGA: Max module number is 32 2023-11-01 15:55:06 +01:00
leonarski_f b84febed5c FPGA: Update max summation to 128 2023-11-01 12:23:25 +01:00
leonarski_f 05a35855eb Extend frame summation to 64 2023-10-28 17:07:22 +02:00
leonarski_f 2268486824 HLS: Added frame_summation core 2023-10-26 22:31:09 +02:00
leonarski_f 4011c4541d HLS: frames inside HLS logic are counted from 0, even if JUNGFRAU counts them from 1 2023-10-26 19:42:15 +02:00
leonarski_f a70e3cf444 FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis 2023-09-22 21:49:41 +02:00
leonarski_f 16bbf54f2a Remove open source license (for now) 2023-09-15 10:47:21 +02:00
leonarski_f 496d016c31 FPGA: Replace internal_packet_generator with frame_generator (generating UDP packets, instead of internal JFJoch packets) 2023-09-13 20:06:09 +02:00
leonarski_f 309dabd32b FPGA: Use dedicated struct for address exchange 2023-09-11 11:19:05 +02:00
leonarski_f 929f6c6544 FPGA: Handle HBM offsets internally in Jungfraujoch logic 2023-09-09 20:50:41 +02:00
leonarski_f 7a98766304 FPGA: Split receiver and FPGA design directories 2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.0+dev-210-g67f86bc3fe Page: 713ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API