|
|
0b95456d3d
|
Adapt PCIe driver and tests for the new frame generator
|
2023-09-13 21:44:20 +02:00 |
|
|
|
7a635f1ee8
|
FPGA: load_calibration clean-up + simplification
|
2023-09-12 09:16:45 +02:00 |
|
|
|
6251c58f32
|
FPGA: Add function to transfer data from HBM to AXI-Lite accessible buffer
|
2023-09-08 19:08:37 +02:00 |
|
|
|
3aeb3e09ee
|
FPGA: Do not load internal packet generator frame via DMA
|
2023-09-06 11:57:16 +02:00 |
|
|
|
2f7b46290a
|
FPGA: Enable non-power of 2 storage cell number
|
2023-07-04 21:59:48 +02:00 |
|
|
|
4ce2fcf98f
|
DiffractionExperiment: Adjust storage cell delay as a parameter
|
2023-07-04 21:07:40 +02:00 |
|
|
|
3067604e2a
|
Definitions.h: shortest allowed count time is 5 us
|
2023-07-04 16:37:56 +02:00 |
|
|
|
47330228ef
|
Use data_collection_id to detect issues in work completion queue
|
2023-05-31 12:23:22 +02:00 |
|
|
|
b868a24dad
|
FPGA: Minor improvements to internal_packet_generator - should now better break in case of cancellation
|
2023-05-31 11:08:28 +02:00 |
|
|
|
c1212a14d9
|
FPGA: work requests are consumed while host_writer not working
|
2023-05-26 22:12:34 +02:00 |
|
|
|
021e652dc6
|
FPGA: non-blocking mode (to be tested)
|
2023-05-26 18:46:26 +02:00 |
|
|
|
c2b42916c2
|
FPGA: host_writer allows to skip frames, if no available location in host memory
|
2023-05-24 11:54:51 +02:00 |
|
|
|
7d5694139f
|
FPGA: Save full JF timestamp and exptime
|
2023-05-17 21:30:42 +02:00 |
|
|
|
e8e5f50b21
|
Max summation is 5000
|
2023-05-08 13:12:44 +02:00 |
|
|
|
653b82d6c3
|
FPGA + receiver + detector: Use column ID to decode detector half-module number
|
2023-04-15 11:08:32 +02:00 |
|
|
|
1757d42182
|
Initial commit
Signed-off-by: Filip Leonarski <filip.leonarski@psi.ch>
|
2023-04-06 11:17:59 +02:00 |
|
