|
|
ae9499047b
|
powerpc and nios binaries in
|
2020-07-16 16:36:49 +02:00 |
|
|
|
293fda0c7a
|
mythen3, gotthard2: bug fix- changing wrong pll phases when changing frequency
|
2020-07-13 15:47:43 +02:00 |
|
|
|
1e0160d655
|
updated default pattern
|
2020-07-08 12:33:33 +02:00 |
|
|
|
42b7f6fa7c
|
binary in
|
2020-07-08 11:35:46 +02:00 |
|
|
|
4a1943216b
|
default pattern file for mythen3
|
2020-07-07 15:50:32 +02:00 |
|
|
|
28b3fb4101
|
binaries
|
2020-07-03 17:15:24 +02:00 |
|
|
|
95089b5faa
|
WIP
|
2020-07-03 16:06:12 +02:00 |
|
|
|
7c48ef8931
|
binaries and fix
|
2020-07-02 17:15:24 +02:00 |
|
|
|
0dc062e6d3
|
binaries
|
2020-07-02 16:41:03 +02:00 |
|
|
|
a228ae0773
|
binaries
|
2020-07-02 16:38:00 +02:00 |
|
|
|
c5a9ff3024
|
binaries in
|
2020-07-02 15:53:57 +02:00 |
|
|
|
93c5505285
|
WIP
|
2020-07-02 13:42:32 +02:00 |
|
|
|
3156e6f50e
|
binaries
|
2020-07-01 13:13:52 +02:00 |
|
|
|
e571f7bb3e
|
WIP
|
2020-07-01 09:10:49 +02:00 |
|
|
|
aacc61b058
|
WIP
|
2020-06-30 17:11:51 +02:00 |
|
|
|
279986d77c
|
WIP
|
2020-06-30 12:09:23 +02:00 |
|
|
|
f1cbf49449
|
binaries in
|
2020-06-30 09:06:15 +02:00 |
|
|
|
285ef30439
|
WIP
|
2020-06-29 20:01:55 +02:00 |
|
|
|
75e9d63341
|
WIP
|
2020-06-29 19:11:57 +02:00 |
|
|
|
0c045f0faa
|
WIP
|
2020-06-29 17:40:41 +02:00 |
|
|
|
524c86de49
|
WIP
|
2020-06-26 11:50:00 +02:00 |
|
|
|
4cbe354396
|
pattern word prints every 10 for pattern file
|
2020-06-23 12:47:06 +02:00 |
|
|
|
ae88af2a72
|
fix
|
2020-06-23 12:10:40 +02:00 |
|
|
|
5c42792580
|
binaries in
|
2020-06-23 11:00:51 +02:00 |
|
|
|
9d3bbc0a68
|
WIP
|
2020-06-22 15:02:28 +02:00 |
|
|
|
801f2c4559
|
WIP
|
2020-06-22 09:33:09 +02:00 |
|
|
|
f14c2d06a5
|
binaries in
|
2020-06-18 17:41:32 +02:00 |
|
|
|
0cc547c2de
|
WIP
|
2020-06-18 17:40:23 +02:00 |
|
|
|
8adddfb083
|
binaries in
|
2020-06-18 12:42:53 +02:00 |
|
|
|
7cc05ead89
|
WIP
|
2020-06-18 12:41:10 +02:00 |
|
|
|
7609a2bda4
|
mythen3: timers based on run clk and not on sync clk
|
2020-06-16 16:47:03 +02:00 |
|
|
|
d5ae9a22f4
|
mythen3: changed system vco from 1.25GHz to 1GHz and hence the sytem clock dividers defaults
|
2020-06-16 15:00:02 +02:00 |
|
|
|
200186ddde
|
binaries in, std=gnu99, for loop variable declaration inside for loop
|
2020-06-10 17:27:02 +02:00 |
|
Dhanya Thattil
|
f5160b0978
|
exposing receiver thread ids to client (#102)
* exposing receiver thread ids to client
Co-authored-by: Erik Frojdh <erik.frojdh@gmail.com>
|
2020-06-09 16:18:37 +02:00 |
|
|
|
2a2bb5f63a
|
binary in
|
2020-06-08 14:12:06 +02:00 |
|
|
|
e306c39e1d
|
mythen3: numcounters to mask, updating gateperiod
|
2020-06-08 10:15:22 +02:00 |
|
|
|
fd948f1a00
|
updated binaries
|
2020-06-05 09:06:49 +02:00 |
|
|
|
f0a318777c
|
mythen3 bnaries in
|
2020-05-28 13:11:32 +02:00 |
|
|
|
8aa7144252
|
mythen3: fix of external signals to not allow master output inversion, but can edge detect not configurable, and default dout pulse length
|
2020-05-28 13:09:09 +02:00 |
|
|
|
44a88893ba
|
mythen3: hv soft max uptdated to 500v
|
2020-05-26 14:58:41 +02:00 |
|
|
|
02d8b1fb5f
|
mythen3 binary
|
2020-05-20 17:30:40 +02:00 |
|
|
|
457f31ed61
|
mythen3 server minor print fix
|
2020-05-20 17:30:07 +02:00 |
|
|
|
8f0ef68029
|
binaries in
|
2020-05-20 17:07:41 +02:00 |
|
|
|
d71e40729a
|
external signals
|
2020-05-20 17:05:42 +02:00 |
|
|
|
6d71d6cf9f
|
fix with virtual server
|
2020-05-19 19:11:05 +02:00 |
|
|
|
e208d3ebe8
|
WIP
|
2020-05-19 18:59:07 +02:00 |
|
|
|
cd90f09a30
|
WIP
|
2020-05-19 18:24:32 +02:00 |
|
|
|
4570ffc8ad
|
Merge branch 'mythen3' of github.com:slsdetectorgroup/slsDetectorPackage into mythen3
|
2020-05-18 14:36:17 +02:00 |
|
|
|
a7ce30391c
|
register defs from pattern control to flow control
|
2020-05-18 14:35:59 +02:00 |
|
|
|
c8eda1a458
|
mythen binary up
|
2020-05-15 17:07:27 +02:00 |
|
