Commit Graph

20 Commits

Author SHA1 Message Date
maliakal_d e3f151851c bug fix: internal hv used ofst instead of msk, insignificant bug though, would have worked 2019-07-23 14:13:41 +02:00
maliakal_d d3879bb834 WIP 2019-07-15 15:47:05 +02:00
maliakal_d e16b857ba2 ctb server: hv select is actually internal hv select 2019-07-02 10:15:25 +02:00
maliakal_d 4b69c01357 ctb server: sync clk get added 2019-06-19 16:55:24 +02:00
maliakal_d 6e14a2efe2 ctb fix: reset pll reset also adc and dbit phase (fixed), also required adcs to be configured again(due to adc clock being stopped temporarily 2019-06-17 17:24:59 +02:00
maliakal_d 39be0770e3 ctb server fixed to have 180 adc output phase 2019-06-14 16:43:56 +02:00
maliakal_d a6144f658e ctb client and server bug fix: dac didnt compute indices correctly and set dac was not printing in server 2019-06-04 18:11:31 +02:00
maliakal_d 3aea917175 updated binaries for the extsig api change 2019-06-04 12:18:06 +02:00
maliakal_d 17f745b45d ctb server: simulator effects, increased fpga reset time from 1 to 2 seconds 2019-06-03 17:22:59 +02:00
maliakal_d 938e1e87ff bugfix: vref adc voltage 2019-05-28 12:31:19 +02:00
maliakal_d f90d8c6aff ctb server: added adcvpp option to get and in mv 2019-05-14 18:38:30 +02:00
maliakal_d 741ee3b44c ctb server bug fix: udp ip not reset before overwriting (smaller size creates problems) 2019-05-14 17:08:07 +02:00
maliakal_d 0904d1db29 updated ctb binary 2019-05-03 20:46:08 +02:00
maliakal_d e14519c236 slsReceiver: removed special receiver config, added rx_dbitlist, rx_dbitoffset to put bits together in file, connected adcinvert, extsamplingsrc and extsampling properly to the detector, added tests 2019-05-03 20:37:40 +02:00
maliakal_d 2f3b0e0b06 ctb:separated analog and digital samples in server and send analog and digital data packed separately per frame to reciever 2019-04-30 18:55:32 +02:00
maliakal_d 61a939ef53 ctb: removed setroi, instead using adcenablemask 2019-04-26 16:53:23 +02:00
maliakal_d 4e3baf41cb ctb server: introducing 1 us delay between rd strobe and fifo read due to different clocks 2019-04-23 14:35:07 +02:00
maliakal_d 3d40fb2d2c ctb address check, integration test added for ctb pattern 2019-04-18 17:18:01 +02:00
maliakal_d 266520741a ctb patterns interface rewritten 2019-04-18 15:29:43 +02:00
maliakal_d 89a06f099c merging refactor (replacing) 2019-04-12 10:53:09 +02:00