 ritt
|
be55a5ed0c
|
Replaced sprintf by snprintf
|
2023-02-06 13:25:16 +01:00 |
|
|
ritt
|
f77c85ad65
|
Moved temperature readout into Osci thread
|
2021-08-10 13:14:08 +02:00 |
|
|
ritt
|
5edb5cf4b7
|
Added CMake project, removed obsolete libusb function
|
2021-08-10 10:42:29 +02:00 |
|
|
ritt
|
96b1076ec4
|
Added mxml as subproject. CMake still gives errors.
|
2019-06-20 17:20:00 +02:00 |
|
|
ritt
|
e0035fd963
|
Created initial CMakeLists.txt
|
2019-06-17 22:14:03 +02:00 |
|
|
ritt
|
a0019cc7da
|
Fixed a few issues in chip test routine
|
2017-10-11 11:03:28 +02:00 |
|
|
ritt
|
ed441935a7
|
Optimized chip tests for good new chips with lower leakage current
|
2017-10-10 17:36:34 +02:00 |
|
|
ritt
|
9df66d5c96
|
Implemented “-l” option to check USB
|
2017-04-12 10:26:50 +02:00 |
|
|
ritt
|
9e6aa0e059
|
Recompiled under Windows
|
2017-01-09 17:06:59 +01:00 |
|
|
ritt
|
8461281a67
|
Optimized chip test for new test board, implemented leakage current limit of 100 pA
|
2017-01-09 16:54:01 +01:00 |
|
|
ritt
|
118ded9ac0
|
Added optional histogram output in chip test
|
2016-12-05 14:03:06 +01:00 |
|
|
ritt
|
bcc7e30369
|
Implemented measurement of leakage currents
|
2016-12-01 16:16:37 +01:00 |
|
|
ritt
|
dfe33dc32d
|
Made chip test work with normal V5 board
|
2016-12-01 12:25:02 +01:00 |
|
|
ritt
|
51134fb2db
|
Re-arranged trigger source configuration
|
2016-11-30 17:14:46 +01:00 |
|
|
ritt
|
403dc702fb
|
Implemented readout delay
|
2016-11-24 17:19:27 +01:00 |
|
|
ritt
|
bdd6b7fcad
|
Align cell #0 of each channel instead of 700. Same result, but less confusing.
|
2016-11-24 14:40:27 +01:00 |
|
|
ritt
|
7bca3829fa
|
Copied files over from SVN repositories
|
2016-11-14 15:38:40 +01:00 |
|