Compare commits
2 Commits
| Author | SHA1 | Date | |
|---|---|---|---|
|
|
5390c0c3c0 | ||
|
|
cec193edca |
12
Changelog.md
12
Changelog.md
@@ -1,3 +1,15 @@
|
||||
## 1.2.2.
|
||||
* Bugfixes
|
||||
* Workaround for ISE tools implementing memory as FFs in case of 1 stream
|
||||
|
||||
## 1.2.1
|
||||
* Bugfixes
|
||||
* Optimized timing between input FIFO and DMA
|
||||
* Fix data unwrapping in driver
|
||||
* Corrected several issues in documentation
|
||||
* Made driver C++ tolerant
|
||||
* Made code working for only one streamgit
|
||||
|
||||
## 1.2.0
|
||||
* First Open Source Release (older versions not kept in history)
|
||||
* Added license and copyright headers
|
||||
|
||||
@@ -398,7 +398,7 @@ begin
|
||||
AxiDataWidth_g => AxiDataWidth_g,
|
||||
AxiMaxBeats_g => AxiMaxBurstBeats_g,
|
||||
AxiMaxOpenTrasactions_g => AxiMaxOpenTrasactions_g,
|
||||
MaxOpenCommands_g => Streams_g,
|
||||
MaxOpenCommands_g => max(2, Streams_g), -- ISE tools implement memory as FFs for one stream. Reason is unkown, so we always implement two streams for resource optimization reasons.
|
||||
DataFifoDepth_g => 1024,
|
||||
AxiFifoDepth_g => AxiFifoDepth_g,
|
||||
RamBehavior_g => "RBW" -- Okay for Xilinx chips
|
||||
|
||||
Reference in New Issue
Block a user