Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 67 Wiki Activity
Files
67b9e08a5c5362cd5b7892ada32f52f05cf85ea4
Jungfraujoch/fpga/scripts
T
History
leonarski_f c7b7abb34d FPGA: Remove register slice for strong pixel result
2023-10-19 12:14:17 +02:00
..
bd_pcie.tcl
FPGA: integration results are reduced to cover two bins per 512-bit
2023-09-29 22:07:52 +02:00
build_pcie_design.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: frame generator reads from HBM (work in progress)
2023-09-26 13:14:43 +02:00
jfjoch.tcl
FPGA: Remove register slice for strong pixel result
2023-10-19 12:14:17 +02:00
mac_100g_pcie.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
network_stack.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
pcie_dma.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
synth_hls_function.tcl
HLS: Improve make scripts, so HLS test bench can be defined
2023-10-18 16:32:31 +02:00
Powered by Gitea Version: 1.27.1 Page: 22ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API