|
|
5bb92aed61
|
FPGA: Modify HLS for jf_conversion, so it is running after HBM buffer
|
2023-09-29 14:44:08 +02:00 |
|
|
|
a70e3cf444
|
FPGA: integration & jf_conversion use hbm_size_bytes as external signal - hbm_size_bytes is constant, so to allow constant propagation in synthesis
|
2023-09-22 21:49:41 +02:00 |
|
|
|
2eb85496f2
|
FPGA: add integration routine (work in progress)
|
2023-09-21 17:12:01 +02:00 |
|
|
|
16bbf54f2a
|
Remove open source license (for now)
|
2023-09-15 10:47:21 +02:00 |
|
|
|
8c3a25a8ad
|
FPGA: load calibration operates directly on HBM
|
2023-09-11 21:47:29 +02:00 |
|
|
|
f98b5fe389
|
FPGA: use only two HBM channels to write calibration in JF conversion
|
2023-09-11 20:30:46 +02:00 |
|
|
|
309dabd32b
|
FPGA: Use dedicated struct for address exchange
|
2023-09-11 11:19:05 +02:00 |
|
|
|
929f6c6544
|
FPGA: Handle HBM offsets internally in Jungfraujoch logic
|
2023-09-09 20:50:41 +02:00 |
|
|
|
e8c0500ea8
|
FPGA: Use HBM switch to access full HBM
|
2023-09-08 17:09:33 +02:00 |
|
|
|
3f7c2600d0
|
FPGA: Allow any storage cell number from 1 to 16
|
2023-07-04 21:16:25 +02:00 |
|
|
|
7a98766304
|
FPGA: Split receiver and FPGA design directories
|
2023-06-07 21:21:22 +02:00 |
|
