Adapt sim_* cfg's to current syntax
+ make 'limit' usable as type in cfg files + minor fixes Change-Id: Ib94b2645c7a0d978d64d4c86c4415d4b5b0d485f Reviewed-on: https://forge.frm2.tum.de/review/c/sine2020/secop/playground/+/21485 Tested-by: Enrico Faulhaber <enrico.faulhaber@frm2.tum.de> Tested-by: JenkinsCodeReview <bjoern_pedersen@frm2.tum.de> Reviewed-by: Enrico Faulhaber <enrico.faulhaber@frm2.tum.de>
This commit is contained in:
@@ -56,7 +56,7 @@ class SimBase:
|
||||
return newval
|
||||
setattr(self, 'write_' + k, writer)
|
||||
|
||||
def init_module(self):
|
||||
def initModule(self):
|
||||
self._sim_thread = mkthread(self._sim)
|
||||
|
||||
def _sim(self):
|
||||
@@ -120,6 +120,10 @@ class SimDrivable(SimBase, Drivable):
|
||||
if speed == 0:
|
||||
self._value = self.target
|
||||
speed *= 0.3
|
||||
try:
|
||||
self.pollParams(0)
|
||||
except Exception:
|
||||
pass
|
||||
|
||||
while self._value != self.target:
|
||||
if self._value < self.target - speed:
|
||||
@@ -129,6 +133,10 @@ class SimDrivable(SimBase, Drivable):
|
||||
else:
|
||||
self._value = self.target
|
||||
sleep(0.3)
|
||||
try:
|
||||
self.pollParams(0)
|
||||
except Exception:
|
||||
pass
|
||||
self.status = self.Status.IDLE, ''
|
||||
|
||||
def _hw_wait(self):
|
||||
|
||||
Reference in New Issue
Block a user