Dhanya Thattil ce7f01bdc4
Dev: m3 clkdiv0 20 (#924)
* m3: clk 0 changed from 10 to 20 (100MHz to 50MHz)

* g2: startup clk div back to 10 as in firmware but setting in software startup to 20

* m3: minor print error if clk divider > max
2024-07-25 17:18:45 +02:00
..
2021-10-19 14:49:43 +02:00
2022-05-18 11:48:38 +02:00
2021-10-19 14:49:43 +02:00
2023-09-28 09:36:39 +02:00
2024-01-04 17:10:16 +01:00
2024-02-07 13:23:08 +01:00
2022-08-05 15:39:34 +02:00
2023-11-07 14:52:14 +01:00
2023-09-28 09:36:39 +02:00
2022-11-09 11:13:09 +01:00
2024-07-25 17:18:45 +02:00