5 Commits

Author	SHA1	Message	Date
Marie Andrä	6e6fcec698	MY3.0:read and write Registers, frames, cycles, delay (#64) ... * MY3.0:read and write Registers, frames, cycles, delay * write pattern seems to work * done all corrections. added default clks: run_clk=125MHz, tick_clk=20MHz (fix), sampling_clk=80MHz (from Carlos) * clk check for aquistition time * clk check for aquistition time * Update slsDetectorServer_defs.h * Update slsDetectorFunctionList.c	2019-09-30 14:36:33 +02:00
Marie Andrä	4b987abf41	Niosmarie (#63) ... * HV for Mythen3 server * HV for mythen3 server * corrected upstreams * missing endif	2019-09-03 09:36:02 +02:00
Marie Andrä	f981825172	virtual UDP for mythen3 (#55)	2019-08-26 10:53:17 +02:00
Dhanya Thattil	4b7ab98135	initial functions for mythen3	2019-08-22 15:55:27 +02:00
Dhanya Thattil	72362b0334	first version of mythen3	2019-08-22 12:34:06 +02:00