mirror of
https://github.com/slsdetectorgroup/slsDetectorPackage.git
synced 2025-06-21 00:58:01 +02:00
moench server compiles
This commit is contained in:
@ -316,7 +316,7 @@
|
||||
//#define CONTROL_STP_RDT_OFST (5)
|
||||
//#define CONTROL_STP_RDT_MSK (0x00000001 << CONTROL_STP_RDT_OFST)
|
||||
#define CONTROL_STRT_EXPSR_OFST (6)
|
||||
#define CONTROL_STRT_EXPSR_MSK (0x00000001 << CONTROL_STRT_RDT_OFST)
|
||||
#define CONTROL_STRT_EXPSR_MSK (0x00000001 << CONTROL_STRT_EXPSR_OFST)
|
||||
//#define CONTROL_STP_EXPSR_OFST (7)
|
||||
//#define CONTROL_STP_EXPSR_MSK (0x00000001 << CONTROL_STP_RDT_OFST)
|
||||
//#define CONTROL_STRT_TRN_OFST (8)
|
||||
|
@ -516,7 +516,7 @@ void setupDetector() {
|
||||
{
|
||||
int idac = 0;
|
||||
for (idac = 0; idac < NDAC; ++idac) {
|
||||
setDac(idac, LTC2620_PWR_DOWN_VAL, 0);
|
||||
setDAC(idac, LTC2620_PWR_DOWN_VAL, 0);
|
||||
}
|
||||
}
|
||||
|
||||
@ -551,7 +551,7 @@ int allocateRAM() {
|
||||
updateDataBytes();
|
||||
|
||||
// update only if change in databytes
|
||||
if (dataBytes == dataBytes) {
|
||||
if (dataBytes == oldDataBytes) {
|
||||
FILE_LOG(logDEBUG1, ("RAM of size %d already allocated. Nothing to be done.\n", dataBytes));
|
||||
return OK;
|
||||
}
|
||||
@ -580,8 +580,9 @@ int allocateRAM() {
|
||||
void updateDataBytes() {
|
||||
int oldDataBytes = dataBytes;
|
||||
dataBytes = NCHIP * getChannels() * NUM_BYTES_PER_PIXEL * nSamples;
|
||||
if (dataBytes != dataBytes)
|
||||
if (dataBytes != oldDataBytes) {
|
||||
FILE_LOG(logINFO, ("Updating Databytes: %d\n", dataBytes));
|
||||
}
|
||||
}
|
||||
|
||||
int getChannels() {
|
||||
@ -597,8 +598,8 @@ int getChannels() {
|
||||
}
|
||||
}
|
||||
if (digitalEnable)
|
||||
nchan += NCHAN_DIGITAL;
|
||||
return nchan;
|
||||
nchans += NCHAN_DIGITAL;
|
||||
return nchans;
|
||||
}
|
||||
|
||||
|
||||
@ -658,9 +659,9 @@ ROI* setROI(int n, ROI arg[], int *retvalsize, int *ret) {
|
||||
FILE_LOG(logINFO, ("\t%d: (%d, %d)\n", arg[iroi].xmin, arg[iroi].xmax));
|
||||
// swap if xmin > xmax
|
||||
if (arg[iroi].xmin > arg[iroi].xmax) {
|
||||
int temp = xmin;
|
||||
int temp = arg[iroi].xmin;
|
||||
arg[iroi].xmin = arg[iroi].xmax;
|
||||
arg[iroi].xmax = arg[iroi].temp;
|
||||
arg[iroi].xmax = temp;
|
||||
FILE_LOG(logINFORED, ("\tCorrected %d: (%d, %d)\n", arg[iroi].xmin, arg[iroi].xmax));
|
||||
}
|
||||
int ich = 0;
|
||||
@ -829,15 +830,15 @@ enum readOutFlags setReadOutFlags(enum readOutFlags val) {
|
||||
switch(val) {
|
||||
case NORMAL_READOUT:
|
||||
FILE_LOG(logINFO, ("Setting Normal Readout\n"));
|
||||
bus_w(bus_r(addr) & (~CONFIG_DSBL_ANLG_OTPT_MSK) & (~CONFIG_ENBLE_DGTL_OTPT_MSK));
|
||||
bus_w(addr, bus_r(addr) & (~CONFIG_DSBL_ANLG_OTPT_MSK) & (~CONFIG_ENBLE_DGTL_OTPT_MSK));
|
||||
break;
|
||||
case DIGITAL_ONLY:
|
||||
FILE_LOG(logINFO, ("Setting Digital Only Readout\n"));
|
||||
bus_w(bus_r(addr) | CONFIG_DSBL_ANLG_OTPT_MSK | CONFIG_ENBLE_DGTL_OTPT_MSK);
|
||||
bus_w(addr, bus_r(addr) | CONFIG_DSBL_ANLG_OTPT_MSK | CONFIG_ENBLE_DGTL_OTPT_MSK);
|
||||
break;
|
||||
case ANALOG_AND_DIGITAL:
|
||||
FILE_LOG(logINFO, ("Setting Analog & Digital Readout\n"));
|
||||
bus_w(bus_r(addr) & (~CONFIG_DSBL_ANLG_OTPT_MSK) | CONFIG_ENBLE_DGTL_OTPT_MSK);
|
||||
bus_w(addr, (bus_r(addr) & (~CONFIG_DSBL_ANLG_OTPT_MSK)) | CONFIG_ENBLE_DGTL_OTPT_MSK);
|
||||
break;
|
||||
default:
|
||||
FILE_LOG(logERROR, ("Cannot set unknown readout flag. 0x%x\n", val));
|
||||
@ -963,11 +964,6 @@ int64_t getTimeLeft(enum timerIndex ind){
|
||||
FILE_LOG(logINFO, ("Getting number of frames left: %lld\n",(long long int)retval));
|
||||
break;
|
||||
|
||||
case FRAME_PERIOD:
|
||||
retval = get64BitReg(GET_PERIOD_LSB_REG, PERIOD_LEFT_MSB_REG) / (1E-3 * clkDivider[ADC_CLK]);
|
||||
FILE_LOG(logINFO, ("Getting period left: %lldns\n", (long long int)retval));
|
||||
break;
|
||||
|
||||
case DELAY_AFTER_TRIGGER:
|
||||
retval = get64BitReg(DELAY_LEFT_LSB_REG, DELAY_LEFT_MSB_REG) / (1E-3 * clkDivider[ADC_CLK]);
|
||||
FILE_LOG(logINFO, ("Getting delay left: %lldns\n", (long long int)retval));
|
||||
@ -1010,9 +1006,9 @@ int validateTimer(enum timerIndex ind, int64_t val, int64_t retval) {
|
||||
case FRAME_PERIOD:
|
||||
case DELAY_AFTER_TRIGGER:
|
||||
// convert to freq
|
||||
val *= (1E-3 * CLK_SYNC);
|
||||
val *= (1E-3 * ADC_CLK);
|
||||
// convert back to timer
|
||||
val = (val) / (1E-3 * CLK_SYNC);
|
||||
val = (val) / (1E-3 * ADC_CLK);
|
||||
if (val != retval)
|
||||
return FAIL;
|
||||
default:
|
||||
@ -1022,6 +1018,11 @@ int validateTimer(enum timerIndex ind, int64_t val, int64_t retval) {
|
||||
}
|
||||
|
||||
|
||||
/* parameters - settings */
|
||||
enum detectorSettings getSettings() {
|
||||
return UNDEFINED;
|
||||
}
|
||||
|
||||
/* parameters - dac, adc, hv */
|
||||
|
||||
|
||||
@ -1060,8 +1061,14 @@ int getMaxDacSteps() {
|
||||
return LTC2620_MAX_STEPS;
|
||||
}
|
||||
|
||||
int dacToVoltage(int dac) {
|
||||
int val;
|
||||
LTC2620_DacToVoltage(dac, &val);
|
||||
return val;
|
||||
}
|
||||
|
||||
int checkVLimitCompliant(int mV) {
|
||||
if (vLimit > 0 && mv > vLimit)
|
||||
if (vLimit > 0 && mV > vLimit)
|
||||
return FAIL;
|
||||
return OK;
|
||||
}
|
||||
@ -1278,7 +1285,7 @@ void setPower(enum DACINDEX ind, int val) {
|
||||
bus_w(addr, bus_r(addr) & ~(mask));
|
||||
|
||||
// power down dac
|
||||
setDac(ind, LTC2620_PWR_DOWN_VAL, 0);
|
||||
setDAC(ind, LTC2620_PWR_DOWN_VAL, 0);
|
||||
|
||||
// set vchip
|
||||
setVchip(vchip);
|
||||
@ -1510,7 +1517,7 @@ int configureMAC(uint32_t destip, uint64_t destmac, uint64_t sourcemac, uint32_t
|
||||
FILE_LOG(logDEBUG1, ("Read from TX_IP_CHECKSUM_REG: 0x%08x\n", bus_r(TX_IP_CHECKSUM_REG)));
|
||||
|
||||
cleanFifos();//FIXME: resetPerpheral() for ctb?
|
||||
resetPerpheral();
|
||||
resetPeripheral();
|
||||
usleep(WAIT_TIME_CONFIGURE_MAC); /* todo maybe without */
|
||||
sendUDP(1);
|
||||
|
||||
@ -1555,8 +1562,8 @@ int sendUDP(int enable) {
|
||||
}
|
||||
|
||||
// ind can only be ADC_CLK or DBIT_CLK
|
||||
void configurePhase(CLKINDEX ind, int val) {
|
||||
if (st > 65535 || st < -65535) {
|
||||
void configurePhase(enum CLKINDEX ind, int val) {
|
||||
if (val > 65535 || val < -65535) {
|
||||
FILE_LOG(logERROR, ("\tPhase provided outside limits\n"));
|
||||
return;
|
||||
}
|
||||
@ -1585,11 +1592,11 @@ void configurePhase(CLKINDEX ind, int val) {
|
||||
clkPhase[ind] = val;
|
||||
}
|
||||
|
||||
int getPhase(CLKINDEX ind) {
|
||||
int getPhase(enum CLKINDEX ind) {
|
||||
return clkPhase[ind];
|
||||
}
|
||||
|
||||
void configureFrequency(CLKINDEX ind, int val) {
|
||||
void configureFrequency(enum CLKINDEX ind, int val) {
|
||||
if (val < 0)
|
||||
return;
|
||||
|
||||
@ -1598,21 +1605,19 @@ void configureFrequency(CLKINDEX ind, int val) {
|
||||
// check adc clk too high
|
||||
if (ind == ADC_CLK && val > MAXIMUM_ADC_CLK) {
|
||||
FILE_LOG(logERROR, ("Frequency %d MHz too high for ADC\n", val));
|
||||
return getPhase(ind);
|
||||
return;
|
||||
}
|
||||
|
||||
// Calculate and set output frequency
|
||||
ALTERA_PLL_SetOuputFrequency (ind, PLL_VCO_FREQ_MHZ);
|
||||
|
||||
clkDivider[ind] = PLL_VCO_FREQ_MHZ / (low_count + high_count);
|
||||
clkDivider[ind] = ALTERA_PLL_SetOuputFrequency (ind, PLL_VCO_FREQ_MHZ, val);
|
||||
FILE_LOG(logINFO, ("\tC%d: Frequency set to %d MHz\n", ind, clkDivider[ind]));
|
||||
}
|
||||
|
||||
int getFrequency(CLKINDEX ind) {
|
||||
int getFrequency(enum CLKINDEX ind) {
|
||||
return clkDivider[ind];
|
||||
}
|
||||
|
||||
void configureSyncFrequency(CLKINDEX ind) {
|
||||
void configureSyncFrequency(enum CLKINDEX ind) {
|
||||
int clka = 0, clkb = 0;
|
||||
switch(ind) {
|
||||
case ADC_CLOCK:
|
||||
@ -1666,13 +1671,13 @@ void setAdcOffsetRegister(int adc, int val) {
|
||||
|
||||
uint32_t addr = ADC_OFFSET_REG;
|
||||
// reset value
|
||||
bus_w(bus_r(addr) & ~ mask);
|
||||
bus_w(addr, bus_r(addr) & ~ mask);
|
||||
// set value
|
||||
bus_w(bus_r(addr) | ((val << offset) & mask));
|
||||
bus_w(addr, bus_r(addr) | ((val << offset) & mask));
|
||||
FILE_LOG(logDEBUG1, ("\t %s Offset: 0x%8x\n", (adc ? "ADC" : "Dbit"), bus_r(addr)));
|
||||
}
|
||||
|
||||
void getAdcOffsetRegister(int adc) {
|
||||
int getAdcOffsetRegister(int adc) {
|
||||
if (adc)
|
||||
return ((bus_r(ADC_OFFSET_REG) & ADC_OFFSET_ADC_PPLN_MSK) >> ADC_OFFSET_ADC_PPLN_OFST);
|
||||
return ((bus_r(ADC_OFFSET_REG) & ADC_OFFSET_DBT_PPLN_MSK) >> ADC_OFFSET_DBT_PPLN_OFST);
|
||||
@ -1707,20 +1712,20 @@ uint64_t readPatternWord(int addr) {
|
||||
}
|
||||
|
||||
FILE_LOG(logDEBUG1, ("Reading Pattern - Word (addr:%d)\n", addr));
|
||||
uint32_t addr = PATTERN_CNTRL_REG;
|
||||
uint32_t reg = PATTERN_CNTRL_REG;
|
||||
|
||||
// overwrite with only addr
|
||||
bus_w(addr, ((addr << PATTERN_CNTRL_ADDR_OFST) & PATTERN_CNTRL_ADDR_MSK));
|
||||
bus_w(reg, ((addr << PATTERN_CNTRL_ADDR_OFST) & PATTERN_CNTRL_ADDR_MSK));
|
||||
|
||||
// set read strobe
|
||||
bus_w(addr, bus_r(addr) | PATTERN_CNTRL_RD_MSK);
|
||||
bus_w(reg, bus_r(reg) | PATTERN_CNTRL_RD_MSK);
|
||||
|
||||
// read value
|
||||
uint64_t retval = get64BitReg(PATTERN_OUT_LSB_REG, PATTERN_OUT_MSB_REG);
|
||||
FILE_LOG(logDEBUG1, ("\tWord(addr:%d): 0x%llx\n", addr, (long long int) retval));
|
||||
|
||||
// unset read strobe
|
||||
bus_w(addr, bus_r(addr) & (~PATTERN_CNTRL_RD_MSK));
|
||||
bus_w(reg, bus_r(reg) & (~PATTERN_CNTRL_RD_MSK));
|
||||
|
||||
return retval;
|
||||
}
|
||||
@ -1738,19 +1743,19 @@ uint64_t writePatternWord(int addr, uint64_t word) {
|
||||
}
|
||||
|
||||
FILE_LOG(logINFO, ("Setting Pattern - Word (addr:%d, word:0x%llx)\n", addr, (long long int) word));
|
||||
uint32_t addr = PATTERN_CNTRL_REG;
|
||||
uint32_t reg = PATTERN_CNTRL_REG;
|
||||
|
||||
// write word
|
||||
set64BitReg(word, PATTERN_IN_LSB_REG, PATTERN_IN_MSB_REG);
|
||||
|
||||
// overwrite with only addr
|
||||
bus_w(addr, ((addr << PATTERN_CNTRL_ADDR_OFST) & PATTERN_CNTRL_ADDR_MSK));
|
||||
bus_w(reg, ((addr << PATTERN_CNTRL_ADDR_OFST) & PATTERN_CNTRL_ADDR_MSK));
|
||||
|
||||
// set write strobe
|
||||
bus_w(addr, bus_r(addr) | PATTERN_CNTRL_WR_MSK);
|
||||
bus_w(reg, bus_r(reg) | PATTERN_CNTRL_WR_MSK);
|
||||
|
||||
// unset write strobe
|
||||
bus_w(addr, bus_r(addr) & (~PATTERN_CNTRL_WR_MSK));
|
||||
bus_w(reg, bus_r(reg) & (~PATTERN_CNTRL_WR_MSK));
|
||||
|
||||
return readPatternWord(addr);
|
||||
}
|
||||
@ -1947,7 +1952,7 @@ int startStateMachine(){
|
||||
unsetFifoReadStrobes(); // FIXME: unnecessary to write bus_w(dumm, 0) as it is 0 in the beginnig and the strobes are always unset if set
|
||||
|
||||
// point the data pointer to the starting position of data
|
||||
now_ptr = (char*)ram_values;
|
||||
now_ptr = (char*)ramValues;
|
||||
|
||||
//start state machine
|
||||
bus_w(CONTROL_REG, bus_r(CONTROL_REG) | CONTROL_STRT_ACQSTN_MSK | CONTROL_STRT_EXPSR_MSK);
|
||||
@ -2056,7 +2061,7 @@ enum runStatus getRunStatus(){
|
||||
|
||||
|
||||
|
||||
void readframe(int *ret, char *mess){
|
||||
void readFrame(int *ret, char *mess) {
|
||||
#ifdef VIRTUAL
|
||||
while(virtual_status) {
|
||||
//FILE_LOG(logERROR, ("Waiting for finished flag\n");
|
||||
@ -2082,7 +2087,7 @@ void readframe(int *ret, char *mess){
|
||||
}
|
||||
|
||||
void unsetFifoReadStrobes() {
|
||||
bus_w(DUMMY_REG, bus_r(addr) & (~DUMMY_ANLG_FIFO_RD_STRBE_MSK) & (~DUMMY_DGTL_FIFO_RD_STRBE_MSK));
|
||||
bus_w(DUMMY_REG, bus_r(DUMMY_REG) & (~DUMMY_ANLG_FIFO_RD_STRBE_MSK) & (~DUMMY_DGTL_FIFO_RD_STRBE_MSK));
|
||||
}
|
||||
|
||||
void readSample() {
|
||||
@ -2149,7 +2154,7 @@ int checkDataPresent() {
|
||||
// still no data
|
||||
if (!dataPresent) {
|
||||
FILE_LOG(logERROR, ("Acquisition Finished (State: 0x%08x), "
|
||||
"but no frame found (Look_at_me: 0x%08x).\n", retval));
|
||||
"but no frame found (Look_at_me: 0x%08x).\n", dataPresent));
|
||||
return FAIL;
|
||||
}
|
||||
// got data, exit
|
||||
@ -2200,7 +2205,7 @@ uint32_t runBusy() {
|
||||
/* common */
|
||||
|
||||
int calculateDataBytes(){
|
||||
return DATA_BYTES;
|
||||
return dataBytes;
|
||||
}
|
||||
|
||||
int getTotalNumberOfChannels(){return ((int)getNumberOfChannelsPerChip() * (int)getNumberOfChips());}
|
||||
|
Reference in New Issue
Block a user