mirror of
https://github.com/slsdetectorgroup/slsDetectorPackage.git
synced 2025-06-21 17:18:00 +02:00
mythen3 and gotthard2: wait request not needed, reset to be implemented
This commit is contained in:
@ -11,14 +11,10 @@
|
||||
* @param resetreg1 reset register of pll 1
|
||||
* @param resetmsk reset mask of pll 0
|
||||
* @param resetms1 reset mask of pll 1
|
||||
* @param waitreg0 wait register of pll 0
|
||||
* @param waitreg1 wait register of pll 1
|
||||
* @param waitmsk0 wait mask of pll 0
|
||||
* @param waitmsk1 wait mask of pll 1
|
||||
* @param vcofreq0 vco frequency of pll 0
|
||||
* @param vcofreq1 vco frequency of pll 1
|
||||
*/
|
||||
void ALTERA_PLL_C10_SetDefines(int regofst, uint32_t baseaddr0, uint32_t baseaddr1, uint32_t resetreg0, uint32_t resetreg1, uint32_t resetmsk0, uint32_t resetmsk1, uint32_t waitreg0, uint32_t waitreg1, uint32_t waitmsk0, uint32_t waitmsk1, int vcofreq0, int vcofreq1);
|
||||
void ALTERA_PLL_C10_SetDefines(int regofst, uint32_t baseaddr0, uint32_t baseaddr1, uint32_t resetreg0, uint32_t resetreg1, uint32_t resetmsk0, uint32_t resetmsk1, int vcofreq0, int vcofreq1);
|
||||
|
||||
/**
|
||||
* Get Max Clock Divider
|
||||
@ -39,11 +35,10 @@ int ALTERA_PLL_C10_GetVCOFrequency(int pllIndex);
|
||||
int ALTERA_PLL_C10_GetMaxPhaseShiftStepsofVCO();
|
||||
|
||||
/**
|
||||
* Start reconfiguration and wait till its complete
|
||||
* Start reconfiguration
|
||||
* @param pllIndex pll index
|
||||
* @returns FAIL if wait request signal took too long to deassert, else OK
|
||||
*/
|
||||
int ALTERA_PLL_C10_Reconfigure(int pllIndex);
|
||||
void ALTERA_PLL_C10_Reconfigure(int pllIndex);
|
||||
|
||||
/**
|
||||
* Reset pll
|
||||
@ -57,16 +52,14 @@ void ALTERA_PLL_C10_ResetPLL (int pllIndex);
|
||||
* @param clkIndex clock index
|
||||
* @param phase phase shift
|
||||
* @param pos 1 if up down direction of shift is positive, else 0
|
||||
* @returns OK or FAIL or reconfigure
|
||||
*/
|
||||
int ALTERA_PLL_C10_SetPhaseShift(int pllIndex, int clkIndex, int phase, int pos);
|
||||
void ALTERA_PLL_C10_SetPhaseShift(int pllIndex, int clkIndex, int phase, int pos);
|
||||
|
||||
/**
|
||||
* Calculate and write output frequency
|
||||
* @param pllIndex pll index
|
||||
* @param clkIndex clock index
|
||||
* @param value frequency in Hz to set to
|
||||
* @returns OK or FAIL of reconfigure
|
||||
*/
|
||||
int ALTERA_PLL_C10_SetOuputFrequency (int pllIndex, int clkIndex, int value);
|
||||
void ALTERA_PLL_C10_SetOuputFrequency (int pllIndex, int clkIndex, int value);
|
||||
|
||||
|
Reference in New Issue
Block a user