mirror of
https://github.com/slsdetectorgroup/slsDetectorPackage.git
synced 2025-04-28 01:00:02 +02:00
ctb server: vio should be off at start up
This commit is contained in:
parent
40d15264c5
commit
a8121ae108
@ -1,6 +1,6 @@
|
||||
CROSS = bfin-uclinux-
|
||||
CC = $(CROSS)gcc
|
||||
CFLAGS += -Wall -DCHIPTESTBOARDD -DSTOP_SERVER #-DDEBUG1 #-DJCTB -DVERBOSEI #-DVERBOSE
|
||||
CFLAGS += -Wall -DCHIPTESTBOARDD -DSTOP_SERVER -DDEBUG1 #-DJCTB -DVERBOSEI #-DVERBOSE
|
||||
LDLIBS += -lm -lstdc++
|
||||
|
||||
PROGS = ctbDetectorServer
|
||||
|
@ -1,9 +1,9 @@
|
||||
Path: slsDetectorPackage/slsDetectorServers/ctbDetectorServer
|
||||
URL: origin git@github.com:slsdetectorgroup/slsDetectorPackage.git
|
||||
Repository Root: origin git@github.com:slsdetectorgroup/slsDetectorPackage.git
|
||||
Repsitory UUID: a4f1b7670f7a6e5bfae9f34f561350643eab6ca5
|
||||
Revision: 23
|
||||
Branch: ctbBugFixes
|
||||
Repsitory UUID: 40d15264c56a7a3b1a00291b0735dcec75a39f1d
|
||||
Revision: 24
|
||||
Branch: refactor
|
||||
Last Changed Author: Dhanya_Thattil
|
||||
Last Changed Rev: 4340
|
||||
Last Changed Date: 2019-02-21 11:22:00.000000002 +0100 ./Makefile
|
||||
Last Changed Rev: 4346
|
||||
Last Changed Date: 2019-02-22 08:18:54.000000002 +0100 ./Makefile
|
||||
|
@ -1,6 +1,6 @@
|
||||
#define GITURL "git@github.com:slsdetectorgroup/slsDetectorPackage.git"
|
||||
#define GITREPUUID "a4f1b7670f7a6e5bfae9f34f561350643eab6ca5"
|
||||
#define GITREPUUID "40d15264c56a7a3b1a00291b0735dcec75a39f1d"
|
||||
#define GITAUTH "Dhanya_Thattil"
|
||||
#define GITREV 0x4340
|
||||
#define GITDATE 0x20190221
|
||||
#define GITBRANCH "ctbBugFixes"
|
||||
#define GITREV 0x4346
|
||||
#define GITDATE 0x20190222
|
||||
#define GITBRANCH "refactor"
|
||||
|
@ -523,9 +523,6 @@ void setupDetector() {
|
||||
INA226_CalibrateCurrentRegister(I2C_POWER_VD_DEVICE_ID);
|
||||
setVchip(VCHIP_MIN_MV);
|
||||
|
||||
// set vio to minimum for fpga to function
|
||||
setPower(D_PWR_IO, VIO_MIN_MV);
|
||||
|
||||
// altera pll
|
||||
ALTERA_PLL_SetDefines(PLL_CNTRL_REG, PLL_PARAM_REG, PLL_CNTRL_RCNFG_PRMTR_RST_MSK, PLL_CNTRL_WR_PRMTR_MSK, PLL_CNTRL_PLL_RST_MSK, PLL_CNTRL_ADDR_MSK, PLL_CNTRL_ADDR_OFST);
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user