Add register to control caching behavior on AXI link that performs the dma transfer

Browse Source

...

This commit is contained in:

schmid_e

2024-08-08 11:53:32 +02:00

parent 16f13e64d7

commit 01de9bd1a9

4 changed files with 57 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

doc/psi_multi_stream_daq.docx

Binary file not shown.

BIN

doc/psi_multi_stream_daq.pdf

Binary file not shown.