Logo
Explore Help
Sign In
mx/Jungfraujoch
0
0
Fork 0
You've already forked Jungfraujoch
Code Issues Pull Requests Actions Packages Projects Releases 38 Wiki Activity
Files
cf2163a4024ce36786cdd97d3b67aebb2fe864b5
Jungfraujoch/fpga/scripts
History
Filip Leonarski cf2163a402 FPGA: add register slices
2023-09-24 20:28:35 +02:00
..
bd_pcie.tcl
FPGA: add spot finder to the design
2023-09-24 19:04:58 +02:00
build_pcie_design.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: add integration routine (work in progress)
2023-09-21 17:12:01 +02:00
jfjoch.tcl
FPGA: add register slices
2023-09-24 20:28:35 +02:00
mac_100g_pcie.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
network_stack.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
pcie_dma.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
synth_hls_function.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
Powered by Gitea Version: 1.25.4 Page: 41ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API