Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests Actions 4 Packages Projects Releases 67 Wiki Activity
Files
48ee2ca305603eff747cda7530abbac8dcd9df01
Jungfraujoch/fpga/hdl
T
History
leonarski_f 5e137a514a FPGA: add more FIFOs to monitoring
2023-09-12 20:35:48 +02:00
..
action_config.v
FPGA: add more FIFOs to monitoring
2023-09-12 20:35:48 +02:00
action_wrapper.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_datamover_error.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
check_eth_busy.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
gen_xdma_descriptor.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
refclk300to100.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
resetn_sync.v
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
Powered by Gitea Version: 1.27.1 Page: 24ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API