Logo
Explore Help
Sign In
mx/Jungfraujoch
Watch 2
Star 1
Fork 0
Code Issues Pull Requests 1 Actions Packages Projects Releases 66 Wiki Activity
Files
2cfde3a82db2798602a38e7faa4fa9f6783d6b72
Jungfraujoch/fpga/scripts
T
History
leonarski_f 2c9d623265 integration: use separate FIFO for integration results
2023-09-22 17:49:14 +02:00
..
bd_pcie.tcl
FPGA: add integration routine (work in progress)
2023-09-21 17:12:01 +02:00
build_pcie_design.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
check_hls.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
hbm_u55c.tcl
FPGA: add integration routine (work in progress)
2023-09-21 17:12:01 +02:00
jfjoch.tcl
integration: use separate FIFO for integration results
2023-09-22 17:49:14 +02:00
mac_100g_pcie.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
network_stack.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
pcie_dma.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
setup_action.sh
FPGA: Split receiver and FPGA design directories
2023-06-07 21:21:22 +02:00
synth_and_impl.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
synth_hls_function.tcl
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
Powered by Gitea Version: 1.27.0 Page: 25ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API