This website requires JavaScript.
Explore
Help
Sign In
mx
/
Jungfraujoch
Watch
1
Star
1
Fork
0
You've already forked Jungfraujoch
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
44
Wiki
Activity
Files
03d2acfbe27a22ccafcc789660dfd6e2eeff4408
Jungfraujoch
/
fpga
/
hdl
History
Filip Leonarski
b3eceef7cd
FPGA: Max module number is 32
2023-11-01 15:55:06 +01:00
..
action_config.v
FPGA: Max module number is 32
2023-11-01 15:55:06 +01:00
action_wrapper.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
check_datamover_error.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
check_eth_busy.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
gen_xdma_descriptor.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
refclk300to100.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
resetn_sync.v
Remove open source license (for now)
2023-09-15 10:47:21 +02:00
