Marie Andrä
6e6fcec698
MY3.0:read and write Registers, frames, cycles, delay (#64)
* MY3.0:read and write Registers, frames, cycles, delay
* write pattern seems to work
* done all corrections. added default clks: run_clk=125MHz, tick_clk=20MHz (fix), sampling_clk=80MHz (from Carlos)
* clk check for aquistition time
* clk check for aquistition time
* Update slsDetectorServer_defs.h
* Update slsDetectorFunctionList.c
2019-09-30 14:36:33 +02:00
..
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-09-02 19:27:27 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-09-03 09:36:02 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-08-30 11:17:37 +02:00
2019-09-26 14:10:11 +02:00
2019-08-30 11:17:37 +02:00
2019-09-30 14:36:33 +02:00
2019-09-02 19:27:27 +02:00
2019-08-30 11:17:37 +02:00