|
28fb1023fa
|
mythen3: rename default pattern txt and move to inst dir
|
2020-07-20 17:18:59 +02:00 |
|
|
4a1943216b
|
default pattern file for mythen3
|
2020-07-07 15:50:32 +02:00 |
|
|
524c86de49
|
WIP
|
2020-06-26 11:50:00 +02:00 |
|
Erik Frojdh
|
f51c4e1d7c
|
c99
|
2020-05-13 09:41:41 +02:00 |
|
|
80e55cd4da
|
WIP
|
2020-04-06 17:28:05 +02:00 |
|
|
eeed102bf3
|
somewhere between fork and pipes, crashes at sendingudppacket at print
|
2020-04-03 20:18:16 +02:00 |
|
Erik Frojdh
|
bd6529a64c
|
warnings for virtual servers
|
2020-03-10 09:27:23 +01:00 |
|
Dhanya Thattil
|
5ca3a1b685
|
gotthard2 and mythen3: programming fpga, reboot; jungfrau, ctb: modified programming (#74)
|
2020-01-30 19:52:35 -08:00 |
|
|
1797d39216
|
updated mythen3 to configure phase, freq, delay left, period left, actual time, measurement time, framesfrom start and othe register mappings
|
2019-11-06 18:58:22 +01:00 |
|
Marie Andrä
|
5f94b5c246
|
Dac (#67)
* dac WIP
* dacs WIP
* DACs are working with names
* namechanges of vrfsh->vshaper, vrfshnpol->vshaperneg
* pattern for MY3, configure MAC for MY3
|
2019-10-07 12:13:25 +02:00 |
|
Marie Andrä
|
6e6fcec698
|
MY3.0:read and write Registers, frames, cycles, delay (#64)
* MY3.0:read and write Registers, frames, cycles, delay
* write pattern seems to work
* done all corrections. added default clks: run_clk=125MHz, tick_clk=20MHz (fix), sampling_clk=80MHz (from Carlos)
* clk check for aquistition time
* clk check for aquistition time
* Update slsDetectorServer_defs.h
* Update slsDetectorFunctionList.c
|
2019-09-30 14:36:33 +02:00 |
|
Erik Frojdh
|
27d223d199
|
testing
|
2019-09-19 12:12:25 +02:00 |
|
Dhanya Thattil
|
0d35b966ff
|
Separate headers (#57)
* WIP, ctb
* WIP, eiger
* WIP, gotthard
* WIP, jungfrau
* WIP, gotthard2
* WIP, mythen3
* WIP, moench
* fixed gotthard apiversioning mismatch with gotthard2
|
2019-08-30 11:17:37 +02:00 |
|
|
4b7ab98135
|
initial functions for mythen3
|
2019-08-22 15:55:27 +02:00 |
|
|
72362b0334
|
first version of mythen3
|
2019-08-22 12:34:06 +02:00 |
|