107 Commits

Author	SHA1	Message	Date
Dhanya Thattil	cfd3680176	gotthard2 dacs	2019-10-08 17:10:36 +02:00
Marie Andrä	5f94b5c246	Dac (#67) ... * dac WIP * dacs WIP * DACs are working with names * namechanges of vrfsh->vshaper, vrfshnpol->vshaperneg * pattern for MY3, configure MAC for MY3	2019-10-07 12:13:25 +02:00
Dhanya Thattil	2a40c7f48e	recompiled all servers	2019-09-30 14:54:31 +02:00
Marie Andrä	6e6fcec698	MY3.0:read and write Registers, frames, cycles, delay (#64) ... * MY3.0:read and write Registers, frames, cycles, delay * write pattern seems to work * done all corrections. added default clks: run_clk=125MHz, tick_clk=20MHz (fix), sampling_clk=80MHz (from Carlos) * clk check for aquistition time * clk check for aquistition time * Update slsDetectorServer_defs.h * Update slsDetectorFunctionList.c	2019-09-30 14:36:33 +02:00
Marie Andrä	4b987abf41	Niosmarie (#63) ... * HV for Mythen3 server * HV for mythen3 server * corrected upstreams * missing endif	2019-09-03 09:36:02 +02:00
Dhanya Thattil	40b62ef5a4	recompiled binaries	2019-09-02 19:31:36 +02:00
Dhanya Thattil	cb8c7eea54	updated binaries	2019-08-30 11:26:23 +02:00