mirror of
https://github.com/slsdetectorgroup/slsDetectorPackage.git
synced 2025-06-23 01:58:00 +02:00
binaries in and updated api versioning
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
@ -506,6 +506,7 @@ void setupDetector() {
|
||||
setCurrentSource(DEFAULT_CURRENT_SOURCE);
|
||||
setVetoAlgorithm(DEFAULT_ALGORITHM, LOW_LATENCY_LINK);
|
||||
setVetoAlgorithm(DEFAULT_ALGORITHM, ETHERNET_10GB);
|
||||
setReadoutSpeed(DEFAULT_READOUT_SPEED);
|
||||
}
|
||||
|
||||
void setASICDefaults() {
|
||||
@ -2084,7 +2085,36 @@ int getVCOFrequency(enum CLKINDEX ind) {
|
||||
}
|
||||
|
||||
int setReadoutSpeed(int val) {
|
||||
switch (val)
|
||||
switch (val) {
|
||||
case G_108MHZ:
|
||||
LOG(logINFOBLUE, ("Setting readout speed to 108 MHz\n"));
|
||||
if (setClockDivider(READOUT_C0, SPEED_108_CLKDIV_0) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
if (setClockDivider(READOUT_C1, SPEED_108_CLKDIV_1) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
if (setPhase(READOUT_C1, SPEED_108_CLKPHASE_DEG_1, 1) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
break;
|
||||
case G_144MHZ:
|
||||
LOG(logINFOBLUE, ("Setting readout speed to 144 MHz\n"));
|
||||
if (setClockDivider(READOUT_C0, SPEED_144_CLKDIV_0) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
if (setClockDivider(READOUT_C1, SPEED_144_CLKDIV_1) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
if (setPhase(READOUT_C1, SPEED_144_CLKPHASE_DEG_1, 1) == FAIL) {
|
||||
return FAIL;
|
||||
}
|
||||
break;
|
||||
default:
|
||||
LOG(logERROR, ("Unknown readout speed %d\n", val));
|
||||
return FAIL;
|
||||
}
|
||||
return OK;
|
||||
}
|
||||
|
||||
int getReadoutSpeed(int* retval) {
|
||||
@ -2092,13 +2122,13 @@ int getReadoutSpeed(int* retval) {
|
||||
// clkdiv 2, 3, 4, 5?
|
||||
if (clkDivider[READOUT_C0] == SPEED_108_CLKDIV_0 &&
|
||||
clkDivider[READOUT_C1] == SPEED_108_CLKDIV_1 &&
|
||||
getPhase(READOUT_C0, 1) == SPEED_108_CLKPHASE_DEG_1) {
|
||||
getPhase(READOUT_C1, 1) == SPEED_108_CLKPHASE_DEG_1) {
|
||||
*retval = G_108MHZ;
|
||||
}
|
||||
|
||||
else if (clkDivider[READOUT_C0] == SPEED_144_CLKDIV_0 &&
|
||||
clkDivider[READOUT_C1] == SPEED_144_CLKDIV_1 &&
|
||||
getPhase(READOUT_C0, 1) == SPEED_144_CLKPHASE_DEG_1) {
|
||||
getPhase(READOUT_C1, 1) == SPEED_144_CLKPHASE_DEG_1) {
|
||||
*retval = G_144MHZ;
|
||||
}
|
||||
|
||||
@ -2121,7 +2151,7 @@ int setClockDivider(enum CLKINDEX ind, int val) {
|
||||
}
|
||||
char *clock_names[] = {CLK_NAMES};
|
||||
|
||||
LOG(logINFO, ("\tSetting %s clock (%d) divider from %d to %d\n",
|
||||
LOG(logINFOBLUE, ("Setting %s clock (%d) divider from %d to %d\n",
|
||||
clock_names[ind], ind, clkDivider[ind], val));
|
||||
|
||||
// Remembering old phases in degrees
|
||||
|
@ -59,13 +59,13 @@
|
||||
#define DEFAULT_SYSTEM_C2 (5) //(144444448) // sync_clk, 144 MHz
|
||||
#define DEFAULT_SYSTEM_C3 (5) //(144444448) // str_clk, 144 MHz
|
||||
|
||||
#define DEFAULT_READOUT_SPEED (G_108MHz)
|
||||
#define DEFAULT_READOUT_SPEED (G_108MHZ)
|
||||
#define SPEED_144_CLKDIV_0 (6)
|
||||
#define SPEED_144_CLKDIV_1 (6)
|
||||
#define SPEED_144_CLKPHASE_DEG_1 (125)
|
||||
#define SPEED_144_CLKPHASE_DEG_1 (122) // 125 not possible
|
||||
#define SPEED_108_CLKDIV_0 (8)
|
||||
#define SPEED_108_CLKDIV_1 (8)
|
||||
#define SPEED_108_CLKPHASE_DEG_1 (270)
|
||||
#define SPEED_108_CLKPHASE_DEG_1 (268) // 270 not possible
|
||||
|
||||
/* Firmware Definitions */
|
||||
#define FIXED_PLL_FREQUENCY (20000000) // 20MHz
|
||||
|
Binary file not shown.
Binary file not shown.
@ -1925,10 +1925,10 @@ int getReadoutSpeed(int* retval) {
|
||||
case CONFIG_HALF_SPEED_20MHZ_VAL:
|
||||
*retval = HALF_SPEED;
|
||||
case CONFIG_QUARTER_SPEED_10MHZ_VAL:
|
||||
retval = QUARTER_SPEED;
|
||||
*retval = QUARTER_SPEED;
|
||||
default:
|
||||
LOG(logERROR, ("Unknown speed val: %d\n", speed));
|
||||
*retval == -1;
|
||||
*retval = -1;
|
||||
return FAIL;
|
||||
}
|
||||
return OK;
|
||||
|
Binary file not shown.
Binary file not shown.
@ -6021,9 +6021,10 @@ int set_clock_divider(int file_des) {
|
||||
modeNotImplemented("clock index (divider set)", args[0]);
|
||||
}
|
||||
|
||||
enum CLKINDEX c = 0;
|
||||
int val = args[1];
|
||||
if (ret == OK) {
|
||||
enum CLKINDEX c = (enum CLKINDEX)args[0];
|
||||
int val = args[1];
|
||||
c = (enum CLKINDEX)args[0];
|
||||
// validate val range
|
||||
if (val < 2 || val > getMaxClockDivider()) {
|
||||
char *clock_names[] = {CLK_NAMES};
|
||||
@ -9284,7 +9285,7 @@ int set_readout_speed(int file_des) {
|
||||
#endif
|
||||
if (ret == OK) {
|
||||
switch (arg) {
|
||||
#if defined(EIGERD) || !defined(JUNGFRAUD)
|
||||
#if defined(EIGERD) || defined(JUNGFRAUD)
|
||||
case FULL_SPEED:
|
||||
case HALF_SPEED:
|
||||
case QUARTER_SPEED:
|
||||
@ -9297,18 +9298,21 @@ int set_readout_speed(int file_des) {
|
||||
modeNotImplemented("readout speed index", arg);
|
||||
break;
|
||||
}
|
||||
ret = setReadoutSpeed(arg);
|
||||
if (ret == FAIL) {
|
||||
sprintf(mess, "Could not set readout speed to %d.\n", arg);
|
||||
LOG(logERROR, (mess));
|
||||
} else {
|
||||
ret = getReadoutSpeed(&retval);
|
||||
LOG(logDEBUG1, ("retval readout speed: %d\n", retval));
|
||||
if (ret == OK) {
|
||||
ret = setReadoutSpeed(arg);
|
||||
if (ret == FAIL) {
|
||||
strcpy(mess, "Could not get readout speed\n");
|
||||
sprintf(mess, "Could not set readout speed to %d.\n", arg);
|
||||
LOG(logERROR, (mess));
|
||||
} else {
|
||||
int retval = 0;
|
||||
ret = getReadoutSpeed(&retval);
|
||||
LOG(logDEBUG1, ("retval readout speed: %d\n", retval));
|
||||
if (ret == FAIL) {
|
||||
strcpy(mess, "Could not get readout speed\n");
|
||||
LOG(logERROR, (mess));
|
||||
}
|
||||
validate(&ret, mess, arg, retval, "set readout speed", DEC);
|
||||
}
|
||||
validate(&ret, mess, arg, retval, "set readout speed", DEC);
|
||||
}
|
||||
}
|
||||
|
||||
|
Reference in New Issue
Block a user