m3:smp_clk (timing rxr) changed back to clk div 5

This commit is contained in:
maliakal_d 2020-09-09 15:55:13 +02:00
parent 97687f0f6d
commit a9d1a78662
3 changed files with 3 additions and 3 deletions

View File

@ -42,8 +42,8 @@
#define DEFAULT_SYSTEM_C0 (20) // (50000000) // run_clk, 50 MHz #define DEFAULT_SYSTEM_C0 (20) // (50000000) // run_clk, 50 MHz
#define DEFAULT_SYSTEM_C1 (10) //(100000000) // sync_clk, 100 MHz #define DEFAULT_SYSTEM_C1 (10) //(100000000) // sync_clk, 100 MHz
#define DEFAULT_SYSTEM_C2 (10) //(100000000) // str_clk, 100 MHz #define DEFAULT_SYSTEM_C2 (10) //(100000000) // str_clk, 100 MHz
#define DEFAULT_SYSTEM_C3 (10) //(100000000) // smp_clk, 100 MHz #define DEFAULT_SYSTEM_C3 (5) //(200000000) // smp_clk, 200 MHz
// (DEFAULT_SYSTEM_C3 only for timing receiver) // (DEFAULT_SYSTEM_C3 only for timing receiver) should not be changed
#define DEFAULT_ASIC_LATCHING_NUM_PULSES (10) #define DEFAULT_ASIC_LATCHING_NUM_PULSES (10)
#define DEFAULT_MSTR_OTPT_P1_NUM_PULSES (20) #define DEFAULT_MSTR_OTPT_P1_NUM_PULSES (20)

View File

@ -9,4 +9,4 @@
#define APIGOTTHARD2 0x200908 #define APIGOTTHARD2 0x200908
#define APIJUNGFRAU 0x200908 #define APIJUNGFRAU 0x200908
#define APIMOENCH 0x200908 #define APIMOENCH 0x200908
#define APIMYTHEN3 0x200908 #define APIMYTHEN3 0x200909